HD6417020SX20IV Renesas Electronics America, HD6417020SX20IV Datasheet - Page 198

• Manufacturer Part Number: HD6417020SX20IV
• Description: SH 1 CORE 32B MPU, 20MHZ/5V, 100
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7020r

Specifications of HD6417020SX20IV

• Core Processor: SH-1
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: EBI/EMI, SCI
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Type: ROMless
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

•
Bit 3: TS
0
1
•
Bit 2: IE
0
1
•
Bit 1: TE
0
1
Bit 3 (transfer size bit (TS)): TS selects the transfer unit size. If the on-chip peripheral module
that is the source or destination of the transfer can only be accessed in bytes, byte must be
selected in this bit. The TS bit is initialized to 0 by resets or in standby mode.
Bit 2 (interrupt enable bit (IE)): IE determines whether or not to request a CPU interrupt at the
end of a DMA transfer. When the IE bit is set to 1, an interrupt (DEI) is requested from the
CPU when the TE bit is set. The IE bit is initialized to 0 by resets or in standby mode.
Bit 1 (transfer end flag bit (TE)): TE indicates that the transfer has ended. When a DMA
transfer ends normally and the value in the DMA transfer count register (TCR) becomes 0, the
TE bit is set to 1. This flag is not set if the transfer ends because of an NMI interrupt or address
error, or because the DE bit or the DME bit of the DMA operation register (DMAOR) was
cleared. To clear the TE bit, read 1 from it and then write 0.
When this flag is set, setting the DE bit to 1 does not enable a DMA transfer. The TE bit is
initialized to 0 by resets or in standby mode.
Description
Byte (8 bits) (initial value)
Word (16 bits)
Description
Interrupt request disabled (initial value)
Interrupt requeste enabled
Description
DMA has not ended or was aborted (initial value)
To clear TE, the CPU must read TE after it has been set to 1, then
write a 0 in this bit
DMA has ended normally
RENESAS 179