AT91SAM9G45-EKES Atmel, AT91SAM9G45-EKES Datasheet - Page 1054

KIT EVAL FOR AT91SAM9G45

AT91SAM9G45-EKES

Manufacturer Part Number
AT91SAM9G45-EKES
Description
KIT EVAL FOR AT91SAM9G45
Manufacturer
Atmel
Series
AT91SAM Smart ARMr
Type
MCUr

Specifications of AT91SAM9G45-EKES

Contents
Board
Processor To Be Evaluated
SAM9G45
Data Bus Width
32 bit
Interface Type
I2C, SPI, UART
Maximum Operating Temperature
+ 50 C
Minimum Operating Temperature
- 10 C
Operating Supply Voltage
1.8 V to 3.3 V
For Use With/related Products
AT91SAM9G45
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q4626953
43.6
43.6.1
43.6.2
43.6.3
1054
Product Dependencies
AT91SAM9G45
I/O Lines
Power Management
Interrupt
The pins used for interfacing the compliant external devices may be multiplexed with PIO lines.
Before using the AC97 Controller receiver, the PIO controller must be configured in order for the
AC97C receiver I/O lines to be in AC97 Controller peripheral mode.
Before using the AC97 Controller transmitter, the PIO controller must be configured in order for
the AC97C transmitter I/O lines to be in AC97 Controller peripheral mode.
Table 43-2.
The AC97 Controller is not continuously clocked. Its interface may be clocked through the Power
Management Controller (PMC), therefore the programmer must first configure the PMC to
enable the AC97 Controller clock.
The AC97 Controller has two clock domains. The first one is supplied by PMC and is equal to
MCK. The second one is AC97CK which is sent by the AC97 Codec (Bit clock).
Signals that cross the two clock domains are re-synchronized. MCK clock frequency must be
higher than the AC97CK (Bit Clock) clock frequency.
The AC97 Controller interface has an interrupt line connected to the Advanced Interrupt Control-
ler (AIC). Handling interrupts requires programming the AIC before configuring the AC97C.
All AC97 Controller interrupts can be enabled/disabled by writing to the AC97 Controller Inter-
rupt Enable/Disable Registers. Each pending and unmasked AC97 Controller interrupt will
assert the interrupt line. The AC97 Controller interrupt service routine can get the interrupt
source in two steps:
Table 43-3.
• Reading and ANDing AC97 Controller Interrupt Mask Register (AC97C_IMR) and AC97
• Reading AC97 Controller Channel x Status Register (AC97C_CxSR).
Controller Status Register (AC97C_SR).
Instance
Instance
AC97C
AC97C
AC97C
AC97C
AC97C
I/O Lines
Peripheral IDs
24
ID
AC97CK
AC97RX
AC97FS
AC97TX
Signal
I/O Line
PD9
PD8
PD6
PD7
6438F–ATARM–21-Jun-10
Peripheral
A
A
A
A

Related parts for AT91SAM9G45-EKES