MC56F8122VFAE Freescale Semiconductor, MC56F8122VFAE Datasheet - Page 47

• Manufacturer Part Number: MC56F8122VFAE
• Description: IC DSP 16BIT 40MHZ 48-LQFP
• Manufacturer: Freescale Semiconductor
• Series: 56F8xxxr

Specifications of MC56F8122VFAE

• Core Processor: 56800
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 21
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Ram Size: 4K x 16
• Voltage - Supply (vcc/vdd): 2.25 V ~ 3.6 V
• Data Converters: A/D 6x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 48-LQFP
• Data Bus Width: 16 bit
• Processor Series: MC56F81xx
• Core: 56800E
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 21
• Data Ram Size: 8 KB
• Operating Supply Voltage: - 0.3 V to + 4 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Data Rom Size: 8 KB
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Freescale Semiconductor
Preliminary
PLLCR
PLLDB
PLLSR
SHUTDOWN
OSCTL
GPIOB_PUR
GPIOB_DR
GPIOB_DDR
GPIOB_PER
GPIOB_IAR
GPIOB_IENR
GPIOB_IPOLR
GPIOB_IPR
GPIOB_IESR
GPIOB_PPMODE
GPIOB_RAWDATA
GPIOA_PUR
GPIOA_DR
GPIOA_DDR
GPIOA_PER
GPIOA_IAR
GPIOA_IENR
GPIOA_IPOLR
GPIOA_IPR
GPIOA_IESR
GPIOA_PPMODE
GPIOA_RAWDATA
Register Acronym
Register Acronym
Register Acronym
Table 4-20 Clock Generation Module Registers Address Map
Table 4-21 GPIOA Registers Address Map
Table 4-22 GPIOB Registers Address Map
Address Offset
Address Offset
Address Offset
(CLKGEN_BASE = $00 F2D0)
(GPIOA_BASE = $00 F2E0)
(GPIOB_BASE = $00 F300)
$A
$0
$1
$2
$4
$5
$0
$1
$2
$3
$4
$5
$6
$7
$8
$9
$A
$0
$1
$2
$3
$4
$5
$6
$7
$8
$9
56F8322 Technical Data, Rev. 16
Pull-up Enable Register
Data Register
Data Direction Register
Peripheral Enable Register
Interrupt Assert Register
Interrupt Enable Register
Interrupt Polarity Register
Interrupt Pending Register
Interrupt Edge-Sensitive Register
Push-Pull Mode Register
Raw Data Input Register
Control Register
Divide-By Register
Status Register
Reserved
Shutdown Register
Oscillator Control Register
Interrupt Enable Register
Interrupt Pending Register
Pull-up Enable Register
Data Register
Data Direction Register
Peripheral Enable Register
Interrupt Assert Register
Interrupt Polarity Register
Interrupt Edge-Sensitive Register
Push-Pull Mode Register
Raw Data Input Register
Register Description
Register Description
Register Description
Peripheral Memory Mapped Registers
Reset Value
Reset Value
0 x 00FF
0 x 00FF
0 x 00FF
0 x 0000
0 x 0000
0 x 0000
0 x 0000
0 x 0000
0 x 0000
0 x 0000
0 x 0FFF
0 x 0FFF
0 x 0FFF
0 x 0000
0 x 0000
0 x 0000
0 x 0000
0 x 0000
0 x 0000
0 x 0000
—
—
47