ST72F561K9TA STMicroelectronics, ST72F561K9TA Datasheet - Page 209

no-image

ST72F561K9TA

Manufacturer Part Number
ST72F561K9TA
Description
IC MCU 8BIT 60K FLASH 32-LQFP
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72F561K9TA

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, LINSCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
24
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3.8 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
For Use With
497-8374 - BOARD DEVELOPMENT FOR ST72F561
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F561K9TA
Manufacturer:
SMD
Quantity:
47
Part Number:
ST72F561K9TA
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F561K9TA
Manufacturer:
ST
0
Part Number:
ST72F561K9TAE
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F561K9TAE
Manufacturer:
ST
0
Part Number:
ST72F561K9TATR
Manufacturer:
STMicroelectronics
Quantity:
10 000
10.10 10-BIT A/D CONVERTER (ADC)
10.10.1 Introduction
The on-chip Analog to Digital Converter (ADC) pe-
ripheral is a 10-bit, successive approximation con-
verter with internal sample and hold circuitry. This
peripheral has up to 16 multiplexed analog input
channels (refer to device pin out description) that
allow the peripheral to convert the analog voltage
levels from up to 16 different sources.
The result of the conversion is stored in a 10-bit
Data Register. The A/D converter is controlled
through a Control/Status Register.
10.10.2 Main Features
The block diagram is shown in
Figure 116. ADC Block Diagram
10-bit conversion
Up to 16 channels with multiplexed input
Linear successive approximation
Data register (DR) which contains the results
Conversion complete status flag
On/off bit (to reduce consumption)
AIN0
AINx
AIN1
f
CPU
ANALOG
MUX
EOC SPEED ADON SLOW
f
CPU,
Figure
4
ADCDRH
f
CPU
/2
116.
,
f
CPU
ADCDRL
/4
CH3
D9
f
ADC
CH2
D8
10.10.3 Functional Description
10.10.3.1 Digital A/D Conversion Result
The conversion is monotonic, meaning that the re-
sult never decreases if the analog input does not
and never increases if the analog input does not.
If the input voltage (V
(high-level voltage reference) then the conversion
result is FFh in the ADCDRH register and 03h in
the ADCDRL register (without overflow indication).
If the input voltage (V
level voltage reference) then the conversion result
in the ADCDRH and ADCDRL registers is 00 00h.
The A/D converter is linear and the digital result of
the conversion is stored in the ADCDRH and AD-
CDRL registers. The accuracy of the conversion is
described in the Electrical Characteristics Section.
R
for an analog input signal. If the impedance is too
high, this will result in a loss of accuracy due to
leakage and sampling not being completed in the
allotted time.
AIN
CH1
D7
is the maximum recommended impedance
0
CH0
D6
0
D5
ADCCSR
0
D4
0
ANALOG TO DIGITAL
AIN
AIN
D3
) is greater than V
) is lower than V
CONVERTER
0
D2
0
D1
ST72561
SSA
D0
DDA
209/265
(low-

Related parts for ST72F561K9TA