ST72F561K9TA STMicroelectronics, ST72F561K9TA Datasheet - Page 42

no-image

ST72F561K9TA

Manufacturer Part Number
ST72F561K9TA
Description
IC MCU 8BIT 60K FLASH 32-LQFP
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72F561K9TA

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, LINSCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
24
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3.8 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
For Use With
497-8374 - BOARD DEVELOPMENT FOR ST72F561
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F561K9TA
Manufacturer:
SMD
Quantity:
47
Part Number:
ST72F561K9TA
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F561K9TA
Manufacturer:
ST
0
Part Number:
ST72F561K9TAE
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F561K9TAE
Manufacturer:
ST
0
Part Number:
ST72F561K9TATR
Manufacturer:
STMicroelectronics
Quantity:
10 000
ST72561
POWER SAVING MODES (Cont’d)
Figure 27. ACTIVE HALT Timing Overview
Figure 28. ACTIVE HALT Mode Flow-chart
42/265
(Active Halt enabled)
(AWUCSR.AWUEN=0)
INSTRUCTION
HALT INSTRUCTION
RUN
N
(MCCSR.OIE=1)
HALT
INTERRUPT
ACTIVE
HALT
Y
DELAY (AFTER RESET)
256 OR 4096 CYCLE
INTERRUPT
3)
RESET
256 OR 4096 CPU CLOCK
OR SERVICE INTERRUPT
FETCH RESET VECTOR
OR
OSCILLATOR
PERIPHERALS
CPU
I[1:0] BITS
OSCILLATOR
PERIPHERALS
CPU
I[1:0] BITS
OSCILLATOR
PERIPHERALS
CPU
I[1:0] BITS
N
CYCLE DELAY
RESET
Y
VECTOR
2)
FETCH
XX
XX
OFF
OFF
OFF
RUN
ON
ON
ON
ON
ON
ON
10
4)
4)
Notes:
1. This delay occurs only if the MCU exits ACTIVE
2. Peripheral clocked with an external clock
3. Only the RTC interrupt and some specific inter-
4. Before servicing an interrupt, the CC register is
HALT mode by means of a RESET.
source can still be active.
rupts can exit the MCU from ACTIVE HALT
mode (such as external interrupt). Refer to
Table 9, “Interrupt Mapping,” on page 34
more details.
pushed on the stack. The I[1:0] bits in the CC
register are set to the current software priority
level of the interrupt routine and restored when
the CC register is popped.
for

Related parts for ST72F561K9TA