ST72F561K9TA STMicroelectronics, ST72F561K9TA Datasheet - Page 65

no-image

ST72F561K9TA

Manufacturer Part Number
ST72F561K9TA
Description
IC MCU 8BIT 60K FLASH 32-LQFP
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72F561K9TA

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, LINSCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
24
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3.8 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
For Use With
497-8374 - BOARD DEVELOPMENT FOR ST72F561
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F561K9TA
Manufacturer:
SMD
Quantity:
47
Part Number:
ST72F561K9TA
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F561K9TA
Manufacturer:
ST
0
Part Number:
ST72F561K9TAE
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F561K9TAE
Manufacturer:
ST
0
Part Number:
ST72F561K9TATR
Manufacturer:
STMicroelectronics
Quantity:
10 000
PWM AUTO-RELOAD TIMER (Cont’d)
Output compare and Time base interrupt
On overflow, the OVF flag of the ARTCSR register
is set and an overflow interrupt request is generat-
ed if the overflow interrupt enable bit, OIE, in the
ARTCSR register, is set. The OVF flag must be re-
set by the user software. This interrupt can be
used as a time base in the application.
Figure 44. External Event Detector Example (3 counts)
f
EXT
COUNTER
=f
COUNTER
OVF
FDh
FEh
ARTARR=FDh
FFh
INTERRUPT
IF OIE=1
FDh
External clock and event detector mode
Using the f
auto-reload timer can be used as an external clock
event detector. In this mode, the ARTARR register
is used to select the n
be counted before setting the OVF flag.
n
Caution: The external clock function is not availa-
ble in HALT mode. If HALT mode is used in the ap-
plication, prior to executing the HALT instruction,
the counter must be disabled by clearing the TCE
bit in the ARTCSR register to avoid spurious coun-
ter increments.
ARTCSR READ
EVENT
FEh
= 256 - ARTARR
EXT
FFh
external prescaler input clock, the
INTERRUPT
IF OIE=1
EVENT
FDh
ARTCSR READ
number of events to
ST72561
t
65/265

Related parts for ST72F561K9TA