ST72F561K9TA STMicroelectronics, ST72F561K9TA Datasheet - Page 44

no-image

ST72F561K9TA

Manufacturer Part Number
ST72F561K9TA
Description
IC MCU 8BIT 60K FLASH 32-LQFP
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72F561K9TA

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, LINSCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
24
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3.8 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
For Use With
497-8374 - BOARD DEVELOPMENT FOR ST72F561
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F561K9TA
Manufacturer:
SMD
Quantity:
47
Part Number:
ST72F561K9TA
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F561K9TA
Manufacturer:
ST
0
Part Number:
ST72F561K9TAE
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F561K9TAE
Manufacturer:
ST
0
Part Number:
ST72F561K9TATR
Manufacturer:
STMicroelectronics
Quantity:
10 000
ST72561
POWER SAVING MODES (Cont’d)
Figure 31. AWUFH Mode Flow-chart
44/265
(AWUCSR.AWUEN=1)
HALT INSTRUCTION
N
WATCHDOG
WDGHALT
(MCCSR.OIE=0)
RESET
1
INTERRUPT
Y
1)
3)
ENABLE
256 OR 4096 CPU CLOCK
OR SERVICE INTERRUPT
0
FETCH RESET VECTOR
AWU RC OSC
MAIN OSC
PERIPHERALS
CPU
AWU RC OSC
MAIN OSC
PERIPHERALS
CPU
MAIN OSC
PERIPHERALS
CPU
I[1:0] BITS
I[1:0] BITS
AWU RC OSC
I[1:0] BITS
N
CYCLE
RESET
Y
WATCHDOG
DELAY
DISABLE
2)
XX
XX
OFF
OFF
OFF
OFF
OFF
OFF
ON
ON
ON
ON
ON
ON
10
4)
4)
Notes:
1. WDGHALT is an option bit. See option byte sec-
tion for more details.
2. Peripheral clocked with an external clock source
can still be active.
3. Only an AWUFH interrupt and some specific in-
terrupts can exit the MCU from HALT mode (such
as external interrupt). Refer to
Mapping,” on page 34
4. Before servicing an interrupt, the CC register is
pushed on the stack. The I[1:0] bits of the CC reg-
ister are set to the current software priority level of
the interrupt routine and recovered when the CC
register is popped.
for more details.
Table 9, “Interrupt

Related parts for ST72F561K9TA