MCHC705JJ7CPE Freescale Semiconductor, MCHC705JJ7CPE Datasheet - Page 105

IC MCU 8BIT 224 BYTES RAM 20PDIP

MCHC705JJ7CPE

Manufacturer Part Number
MCHC705JJ7CPE
Description
IC MCU 8BIT 224 BYTES RAM 20PDIP
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MCHC705JJ7CPE

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SIO
Peripherals
POR, Temp Sensor, WDT
Number Of I /o
14
Program Memory Size
6KB (6K x 8)
Program Memory Type
OTP
Ram Size
224 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 4x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-DIP (0.300", 7.62mm)
Processor Series
HC705JJ
Core
HC05
Data Bus Width
8 bit
Data Ram Size
224 B
Interface Type
SIOP
Maximum Clock Frequency
2.1 MHz
Number Of Programmable I/os
14
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 4 Channel
Package
20PDIP
Family Name
HC05
Maximum Speed
2.1 MHz
Operating Supply Voltage
3.3|5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
Chapter 11
Programmable Timer
11.1 Introduction
The MC68HC705JJ7/MC68HC705JP7 MCU contains a 16-bit programmable timer with an input capture
function and an output compare function as shown by the block diagram in
Figure
11-1.
The basis of the capture/compare timer is a 16-bit free-running counter which increases in count with
every four internal bus clock cycles. The counter is the timing reference for the input capture and output
compare functions. The input capture and output compare functions provide a means to latch the times
at which external events occur, to measure input waveforms, and to generate output waveforms and
timing delays. Software can read the value in the 16-bit free-running counter at any time without affecting
the counter sequence.
The input/output (I/O) registers for the input capture and output compare functions are pairs of 8-bit
registers, because of the 16-bit timer architecture used. Each register pair contains the high and low bytes
of that function. Generally, accessing the low byte of a specific timer function allows full control of that
function; however, an access of the high byte inhibits that specific timer function until the low byte is also
accessed.
Because the counter is 16 bits long and preceded by a fixed divide-by-four prescaler, the counter rolls
over every 262,144 internal clock cycles (every 524,288 oscillator clock cycles). Timer resolution with a
4-MHz crystal oscillator is 2 microseconds/count.
The interrupt capability, the input capture edge, and the output compare state are controlled by the timer
control register (TCR) located at $0012, and the status of the interrupt flags can be read from the timer
status register (TSR) located at $0013.
MC68HC705JJ7 • MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
Freescale Semiconductor
105

Related parts for MCHC705JJ7CPE