ADUC7039BCP6Z-RL Analog Devices Inc, ADUC7039BCP6Z-RL Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUC7039BCP6Z-RL
Manufacturer Part Number
ADUC7039BCP6Z-RL
Description
Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.EVAL-ADUC7039QSPZ.pdf
(92 pages)
Specifications of ADUC7039BCP6Z-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI
Peripherals
POR, Temp Sensor, WDT
Number Of I /o
6
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 115°C
Package / Case
32-LFCSP
Lead Free Status / RoHS Status
Lead free by exemption / RoHS compliant by exemption
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free by exemption / RoHS compliant by exemption
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7039BCP6Z-RL
Manufacturer:
NS/国半
Quantity:
20 000
ADC Configuration Register
Name:
Address:
Default Value:
Access:
Function:
Table 34. ADCCFG MMR Bit Designations
Current Channel ADC Data Register
Name:
Address:
Default Value:
Access:
Function:
Bit
7
6 to 5
4
3
2
1
0
ADC0DAT
0xFFFF0520
0x0000
Read only
This ADC data MMR holds the 16-bit conver-
sion result from the I-ADC. The ADC does
not update this MMR if the ADC0 conversion
result ready bit (ADCSTA[0]) is set. A read of
this MMR by the MCU clears all asserted
ready flags (ADCSTA[2:0] and ADCSTA[5]).
Description
Analog ground switch enable.
This bit is set to 1 by user software to connect the external GND_SW pin (Pin 9) to an internal 20 kΩ resistor to ground.
This bit can be used to connect and disconnect external circuits and components to ground under program control and
thereby minimize dc current consumption when the external circuit or component is not being used.
Not used. These bits are reserved for future functionality and should not be modified by user code.
Current channel ADC accumulator enable.
0 = accumulator disabled and reset to 0. The accumulator must be disabled for a full ADC conversion (ADCSTA[0] set
twice) before the accumulator can be re-enabled to ensure the accumulator is reset.
1 = accumulator enabled.
Current channel ADC comparator enable.
0 = comparator disabled.
1 = comparator active, interrupt asserted if absolute value of I-ADC conversion result |I| ≥ ADC0TH.
Not used. This bit is reserved for future functionality and should be written as 0 by user code.
Fast temperature sensor mode.
This bit is set by the user to enable the feature described in the Fast Temperature Conversion Mode section. When this
bit is set, ADC1CON[7:6] is temporarily ignored to produce a single fully settled result of the internal temperature
sensor. This fast conversion mode is applicable to the internal temperature sensor only.
This bit should be cleared by the user when the fast conversion is complete.
Current channel ADC, result counter enable.
This bit is set by the user to enable the result count mode. In this mode, an I-ADC interrupt is generated only when
ADC0RCV = ADC0RCL. This allows the I-ADC to continuously monitor current but only interrupt the MCU core after a
defined number of conversions. The voltage/temperature ADC also continues to convert if enabled, but again, only
the last conversion result is available (intermediate V/T-ADC conversion results are not stored) when the ADC counter
interrupt occurs.
ADCCFG
0xFFFF051C
0x00
Read/write
The 8-bit ADC configuration MMR controls extended functionality related to the on-chip ADCs.
Rev. B | Page 39 of 92
Voltage/Temperature Channel ADC Data Register
Name:
Address:
Default Value:
Access:
Function:
ADC1DAT
0xFFFF0524
0x0000
Read only
This ADC data MMR holds the 16-bit voltage
(or temperature) conversion result from the
V/T-ADC. The ADC does not update this
MMR if the voltage (or temperature) conversion
result ready bit (ADCSTA[1] or ADCSTA[2])
is set. If I-ADC is not active, a read of this
MMR by the MCU clears all asserted ready
flags (ADCSTA[2:1] and ADCSTA[5]).
ADuC7039