ADUC7039BCP6Z-RL Analog Devices Inc, ADUC7039BCP6Z-RL Datasheet - Page 73

• Manufacturer Part Number: ADUC7039BCP6Z-RL
• Description: Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7039BCP6Z-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI
• Peripherals: POR, Temp Sensor, WDT
• Number Of I /o: 6
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 32-LFCSP
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption

SERIAL PERIPHERAL INTERFACE (SPI)
The ADuC7039 integrates a complete hardware serial peri-
pheral interface (SPI) on-chip. SPI is an industry standard,
synchronous serial interface that allows eight bits of data to
be synchronously transmitted and simultaneously received,
that is, full duplex up to a maximum bit rate of 5.12 Mb.
The SPI port can be configured for master or slave operation
and typically consists of four pins: MISO, MOSI, SCLK, and SS .
MASTER IN, SLAVE OUT (MISO) PIN
The MISO pin is configured as an input line in master mode
and an output line in slave mode. The MISO line on the master
(data in) should be connected to the MISO line in the slave
device (data out). The data is transferred as byte wide (8-bit)
serial data, MSB first.
MASTER OUT, SLAVE IN (MOSI) PIN
The MOSI pin is configured as an output line in master mode
and an input line in slave mode. The MOSI line on the master
(data out) should be connected to the MOSI line in the slave
device (data in). The data is transferred as byte wide (8-bit)
serial data, MSB first.
SERIAL CLOCK I/O (SCLK) PIN
The master serial clock (SCLK) synchronizes the data being
transmitted and received through the MOSI SCLK period.
Therefore, a byte is transmitted/received after eight SCLK
periods. The SCLK pin is configured as an output in master
mode and as an input in slave mode.
In master mode, polarity and phase of the clock are controlled
by the SPICON register, and the bit rate is defined in the SPIDIV
register as follows:
The maximum bit rate in master mode is 10.24 Mb. In slave
mode, the SPICON register must be configured with the phase
and polarity of the expected input clock. The slave accepts data
from an external master up to 5.12 Mb.
In both master and slave modes, data is transmitted on one
edge of the SCLK signal and sampled on the other. Therefore,
it is important that the polarity and phase are configured the
same for the master and slave devices.
f
SERIALCLOC
K
=
2
×
20
1 (
.
48
+
SPIDIV
MHz
)
Rev. B | Page 73 of 92
SLAVE SELECT (SS) PIN
In SPI slave mode, a transfer is initiated by the assertion of SS ,
which is an active low input signal. The SPI port then transmits
and receives 8-bit data until the transfer is concluded by deas-
sertion of SS . In slave mode, SS is always an input.
In SPI master mode, the SS is an active low output signal. It
asserts itself automatically at the beginning of a transfer and
deasserts itself upon completion.
SPI MMR INTERFACE
The following MMR registers control the SPI interface: SPISTA,
SPIRX, SPITX, SPIDIV, and SPICON.
SPIRX Register
Name:
Address:
Default Value:
Access:
Function:
SPITX Register
Name:
Address:
Default Value:
Access:
Function:
SPIDIV Register
Name:
Address:
Default Value:
Access:
Function:
SPIDIV
0xFFFF0A0C
0x00
Read/Write
This 6-bit MMR is the SPI baud rate selection
register.
SPITX
0xFFFF0A08
N/A
Write only
This 8-bit MMR is the SPI transmit register.
SPIRX
0xFFFF0A04
0x00
Read only
This 8-bit MMR is the SPI receive register.
ADuC7039