EP4CE55F23C8N Altera, EP4CE55F23C8N Datasheet - Page 54

no-image

EP4CE55F23C8N

Manufacturer Part Number
EP4CE55F23C8N
Description
IC CYCLONE IV FPGA 55K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er

Specifications of EP4CE55F23C8N

Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
324
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Cyclone IV
Number Of Logic Blocks/elements
55856
# I/os (max)
324
Logic Cells
55856
Ram Bits
2396160
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CE55F23C8N
Manufacturer:
ALTERA
Quantity:
852
Part Number:
EP4CE55F23C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C8N
Manufacturer:
ALTERA
0
Part Number:
EP4CE55F23C8N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP4CE55F23C8N
0
3–18
Power-Up Conditions and Memory Initialization
Power Management
Document Revision History
Table 3–6. Document Revision History
Cyclone IV Device Handbook, Volume 1
November 2009
Date
f
The M9K memory block outputs of Cyclone IV devices power up to zero (cleared)
regardless of whether the output registers are used or bypassed. All M9K memory
blocks support initialization using a .mif. You can create .mifs in the Quartus II
software and specify their use using the RAM MegaWizard Plug-In Manager when
instantiating memory in your design. Even if memory is pre-initialized (for example,
using a .mif), it still powers up with its outputs cleared. Only the subsequent read
after power up outputs the pre-initialized values.
For more information about .mifs, refer to the
Quartus II
The M9K memory block clock enables of Cyclone IV devices allow you to control
clocking of each M9K memory block to reduce AC power consumption. Use the rden
signal to ensure that read operations only occur when necessary. If your design does
not require read-during-write, reduce power consumption by deasserting the rden
signal during write operations or any period when there are no memory operations.
The Quartus II software automatically powers down any unused M9K memory
blocks to save static power.
Table 3–6
Version
1.0
shows the revision history for this chapter.
Handbook.
Initial release.
Changes Made
RAM Megafunction User Guide
Chapter 3: Memory Blocks in Cyclone IV Devices
© November 2009 Altera Corporation
Document Revision History
and the

Related parts for EP4CE55F23C8N