PI7C9X111SLBFDE Pericom Semiconductor, PI7C9X111SLBFDE Datasheet - Page 24

• Manufacturer Part Number: PI7C9X111SLBFDE
• Manufacturer: Pericom Semiconductor

Specifications of PI7C9X111SLBFDE

• Lead Free Status / Rohs Status: Compliant

Table 6-2 PCI Express Extended Capability Register Map (100h – FFFh)
Note 5: Read access only.
Pericom Semiconductor - Confidential
Primary Bus
Configuration Access or
Secondary Bus
Configuration Access
103h – 100h
107h – 104h
10Bh – 108h
10Fh – 10Ch
113h – 110h
117h – 114h
11Bh – 118h
12Bh – 11Ch
12Fh – 12Ch
133h – 130h
137h – 134h
13Bh – 138h
14Bh – 13Ch
14Fh – 14Ch
153h – 150h
157h – 154h
15Bh – 158h
15Fh – 15Ch
163h – 160h
167h – 164h
16Bh – 168h
2FFh – 170h
303h – 300h
307h – 304h
30Fh – 308h
310h
4FFh – 314h
503h – 500h
504h
50Fh – 505h
510h
FFFh – 514h
Transparent Mode
(type1)
Advanced Error
Reporting (AER)
Capability
Uncorrectable Error
Status
Uncorrectable Error
Mask
Uncorrectable Severity
Correctable Error
Status
Correctable Error
Mask
AER Control
Header Log Register
Secondary
Uncorrectable Error
Status
Secondary
Uncorrectable Error
Mask
Secondary
Uncorrectable Severity
Secondary AER
Control
Secondary Header Log
Register
Reserved
VC Capability
Port VC Capability 1
Port VC Capability 2
Port VC Status and
Control
VC0 Resource
Capability
VC0 Resource Control
VC0 Resource Status
Reserved
Extended GPIO Data
and Control
Extended GPI/GPO
Data and Control
Reserved
Replay and
Acknowledge Latency
Timer
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
EEPROM
(I2C)
Access
Yes
No
Yes
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
No
Yes
No
No
No
No
No
No
Page 24 of 78
SM Bus
Access
Yes2
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
Yes
Yes
No
Yes
No
No
No
No
No
No
Feb, 2010, Revision 1.5
PCIe-to-PCI Reversible Bridge
PI7C9X111SL