S1D13704 Epson Electronics America, Inc., S1D13704 Datasheet - Page 67

no-image

S1D13704

Manufacturer Part Number
S1D13704
Description
LCD Controller
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13704F00A100
Manufacturer:
EPSON
Quantity:
500
Part Number:
S1D13704F00A100
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13704F00A200
Manufacturer:
EPSON
Quantity:
1 400
Part Number:
S1D13704F00A200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Epson Research and Development
Vancouver Design Center
bits 4-0
bits 4-0
bits 5-0
Hardware Functional Specification
Issue Date: 02/02/01
REG[07h] FPLINE Start Position
Address = FFE7h
REG[08h] Horizontal Non-Display Period
Address = FFE8h
REG[09h] FPFRAME Start Position
Address = FFE9h
n/a
n/a
n/a
n/a
n/a
n/a
FPLINE Start Position
These bits are used in TFT/D-TFD mode to specify the position of the FPLINE pulse.
These bits specify the delay, in 8-pixel resolution, from the end of a line of display data
(FPDAT) to the leading edge of FPLINE. This register is effective in TFT/D-TFD mode
only (REG[01h] bit 7 = 1). This register is programmed as follows:
The following constraint must be satisfied:
Horizontal Non-Display Period
These bits specify the horizontal non-display period in 8-pixel resolution.
FPFRAME Start Position
These bits are used in TFT/D-TFD mode to specify the position of the FPFRAME pulse.
These bits specify the number of lines between the last line of display data (FPDAT) and
the leading edge of FPFRAME. This register is effective in TFT/D-TFD mode only
(REG[01h] bit 7 = 1).
The contents of this register must be greater than zero and less than or equal to the Vertical
Non-Display Period Register, i.e.
HorizontalNonDisplayPeriod pixels
Start Position
FPFRAME
Bit 5
n/a
FPLINEposition pixels
n/a
FPFRAMEposition lines
1 REG 09h
FPLINE Start
Start Position
Position Bit 4
Non-Display
Period Bit 4
FPFRAME
REG 07h
Horizontal
Bit 4
REG 0Ah Bits 5:0
REG 08h
=
FPLINE Start
Start Position
Position Bit 3
Non-Display
Period Bit 3
FPFRAME
Horizontal
REG 07h
=
Bit 3
=
REG 09h
REG 08h
+
2
Start Position
FPLINE Start
Position Bit 2
Non-Display
Period Bit 2
FPFRAME
Horizontal
8
+
Bit 2
4
8
Start Position
FPLINE Start
Position Bit 1
Non-Display
Period Bit 1
FPFRAME
Horizontal
Bit 1
FPLINE Start
Position Bit 0
Start Position
Read/Write
Read/Write
Read/Write
Non-Display
Period Bit 0
X26A-A-001-06
FPFRAME
Horizontal
Bit 0
S1D13704
Page 61

Related parts for S1D13704