PM5364 pmc-sierra, PM5364 Datasheet - Page 166

no-image

PM5364

Manufacturer Part Number
PM5364
Description
Tupp 2488 Assp Telecom Standard
Manufacturer
pmc-sierra
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM5364-BI
Manufacturer:
PMC
Quantity:
20 000
13.3
13.4
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2011334, Issue 7
Reference J0 Pulses
TUPP 2488 passes information in both the ingress and egress directions. Reference J0 pulses are
to be supplied for both the Line and System side inputs. IJ0 has a programmable offset from the
Line Ingress and EJ0 has a programmable offset for the System Egress. IJ0 is expected every
frame and EJ0 is expected every four frames (where a frame is 9720 bytes or one STS-12
SONET frame).
The various programmable delays in TUPP 2488 are summarized in Table 24.
Table 24 Delay Definitions
Delay name
LINE_INGRESS_REF_DLY[13:0]
ESVCA_FRM_ALIGN_DLY [13:0]
PP_ FRM_ALIGN_DLY [15:0]
SYSTEM_EGRESS_REF_DLY[15:0]
Rate of J0s at Chip I/Os
The line side of TUPP 2488 expects and outputs J0 characters/signals every frame or multiples
thereof.
Relative to…
IJ0 (frame-
flywheeled
version)
IJ0 (frame-
flywheeled
version)
EJ0 (frame-
flywheeled
version)
EJ0 (frame-
flywheeled
version)
TUPP™ 2488 ASSP Telecom Standard Product Data Sheet
Maximum
Value
1 frame
1 frame
4 frame
4 frame
Comment
Delay from IJ0 to J0 arriving out
of line ingress RASIO™ CML or
arriving at the parallel
telecombus input as marked by
the IJ0J1 device input.
Delay from IJ0 to the output of
the egress SVCAs.
Delay from EJ0 to the output of
the PP subsystem. Bits 15 and
14 allow up to 3 entire frames of
delay to added. Bits 13 to 0
specify the number of refclk
cycles for partial frames. Note:
that bits 15 and 14 effectively
allow a negative delay by
advancing nearly 4 frames. For
most applications bits 15 and 14
will be 0.
Delay from EJ0 to J0 character
at input to the egress side of the
CCB. (Arriving out of system
egress RASIO™ CML). This
delay must always be configured
as it provides J0 input to the
Egress MSU-Lites (two clocks
later than
SYSTEM_EGRESS_REF_DLY).
Released
166

Related parts for PM5364