at85c51snd3 ATMEL Corporation, at85c51snd3 Datasheet - Page 205
at85c51snd3
Manufacturer Part Number
at85c51snd3
Description
At85c51snd3 Single-chip Digital Audio Decoder - Encoder With Usb 2.0 Interface
Manufacturer
ATMEL Corporation
Datasheet
1.AT85C51SND3.pdf
(271 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 205 of 271
- Download datasheet (3Mb)
7632D–MP3–01/07
Reset Value = 0000 0000b
Table 226. MMSTA Register
MMSTA (1.B5h Read Only) – MMC Status Register
Reset Value = XX00 0000b, depends wether a card is present in the socket or not and if
it is locked or not.
Number
Number
SDWP
7-0
Bit
Bit
7
7
6
5
4
3
2
1
0
Mnemonic Description
Mnemonic Description
BLEN7:0
CRC16S
CBUSY
CRC7S
DATFS
SDWP
WFRS
CDET
CDET
HFRS
Bit
Bit
6
Block Length LSB
Refer to Table 221 for byte description
SD Card Write Protect Bit
Set by hardware when the SD card socket WP switch is opened.
Cleared by hardware when the SD card socket WP switch is closed.
Card Detection Bit
Set by hardware when the SD card socket presence switch is opened.
Cleared by hardware when the SD card socket presence switch is closed.
Card Busy Flag
Set by hardware when the card sends a busy state on the data line.
Cleared by hardware when the card no more sends a busy state on the data line.
CRC16 Status Bit
Transmission mode
Set by hardware when the token response reports a bad CRC.
Cleared by software by setting DCR bit in MMCON2.
Reception mode
Set by hardware when the CRC16 received in the data block is not correct.
Cleared by software by setting DCR bit in MMCON2.
Data Format Status Bit
Transmission mode
Set by hardware when the format of the token response is correct.
Cleared by hardware when the format of the token response is not correct.
Reception mode
Set by hardware when the format of the frame is correct.
Cleared by hardware when the format of the frame is not correct.
CRC7 Status Bit
Set by hardware when the CRC7 computed in the response is correct.
Cleared by hardware when the CRC7 computed in the response is not correct.
This bit is not relevant when CRCDIS is set.
Whole FIFO Ready Status Bit
Set by hardware when 16 bytes can be read in receive mode or written in
transmit mode.
Cleared by hardware when FIFO is not ready.
Half FIFO Ready Status Bit
Set by hardware when 8 bytes can be read in receive mode or written in transmit
mode.
Cleared by hardware when FIFO is not ready.
CBUSY
5
CRC16S
4
DATFS
3
CRC7S
2
WFRS
1
HFRS
0
205
Related parts for at85c51snd3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: