MPC8379E-RDBA Freescale Semiconductor, MPC8379E-RDBA Datasheet - Page 54

• Manufacturer Part Number: MPC8379E-RDBA
• Description: BOARD REF DESIGN MPC8379E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC II™ PROr
• Type: MPUr

Specifications of MPC8379E-RDBA

• Contents: Board
• Memory Type: Flash, SDRAM
• Interface Type: Ethernet, USB, PCI, UART
• Board Size: 170 mm x 170 mm
• Product: Modules
• Silicon Manufacturer: Freescale
• Core Architecture: Power Architecture
• Core Sub-architecture: PowerQUICC
• Silicon Core Number: MPC83xx
• Silicon Family Name: PowerQUICC II PRO
• Rohs Compliant: Yes
• For Use With/related Products: MPC8379E
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

JTAG
Figure 32
Figure 33
Figure 34
54
JTAG external clock to output high impedance:
Notes:
1
2
3
4
5
All outputs are measured from the midpoint voltage of the falling/rising edge of t
The output timings are measured at the pins. All output timings assume a purely resistive 50 Ω load (see
Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
The symbols used for timing specifications herein follow the pattern of t
for inputs and t
device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t
reference (K) going to the high (H) state or setup time. Also, t
data input signals (D) went invalid (X) relative to the t
the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise
and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
Non-JTAG signal input timing with respect to t
Non-JTAG signal output timing with respect to t
provides the AC test load for TDO and the boundary-scan outputs of the device.
provides the JTAG clock input timing diagram.
provides the TRST timing diagram.
Table 45. JTAG AC Timing Specifications (Independent of CLKIN)
External Clock
(first two letters of functional block)(reference)(state)(signal)(state)
TRST
Parameter
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
JTAG
Output
Figure 32. AC Test Load for the JTAG Interface
Figure 33. JTAG Clock Input Timing Diagram
Boundary-scan data
VM
t
JTKHKL
Figure 34. TRST Timing Diagram
VM
Z
VM = Midpoint Voltage (OVDD/2)
VM = Midpoint Voltage (OVDD/2)
0
TCLK
t
= 50 Ω
JTG
TCLK
TDO
.
VM
JTG
.
t
TRST
clock reference (K) going to the high (H) state. Note that, in general,
Symbol
t
t
JTKLOZ
JTKLDZ
JTDXKH
VM
2
for outputs. For example, t
symbolizes JTAG timing (JT) with respect to the time
(first two letters of functional block)(signal)(state) (reference)(state)
R
VM
L
= 50 Ω
Min
TCLK
t
2
2
JTGR
to the midpoint of the signal in question.
OVDD/2
Max
1
19
t
9
JTGF
(continued)
JTDVKH
Freescale Semiconductor
symbolizes JTAG
Unit
ns
Figure
JTG
clock
17).
Notes
5