DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 106
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 106 of 234
- Download datasheet (4Mb)
2–100
Table 2–30. EP1AGX20 Device Differential Channels
Table 2–31. EP1AGX35 Device Differential Channels
Arria GX Device Handbook, Volume 1
Note to
(1) The total number of receiver channels includes the four non-dedicated clock channels that can be optionally used as data channels.
484-pin FineLine BGA
780-pin FineLine BGA
Note to
(1) The total number of receiver channels includes the four non-dedicated clock channels that can be optionally used as data channels.
484-pin FineLine BGA
780-pin FineLine GBA
Package
Package
Table
Table
2–30:
2–31:
1
device, PLL 1 can drive a maximum of 16 transmitter channels in I/O Bank 2 or a
maximum of 29 transmitter channels in I/O Banks 1 and 2. The Quartus II software
can also merge receiver and transmitter PLLs when a receiver is driving a transmitter.
In this case, one fast PLL can drive both the maximum numbers of receiver and
transmitter channels.
For more information, refer to the “Differential Pin Placement Guidelines” section in
the
Transmitter
Receiver
Transmitter
Receiver
Transmitter
Receiver
Transmitter
Receiver
Transmitter/Receiver
Transmitter/Receiver
High-Speed Differential I/O Interfaces with DPA in Arria GX Devices
(Note 1)
Total Channels
Total Channels
(Note 1)
29
31
29
31
29
31
29
31
PLL1
PLL1
16
13
17
14
16
13
17
14
16
13
17
14
16
13
17
14
High-Speed Differential I/O with DPA Support
Center Fast PLLs
Center Fast PLLs
© December 2009 Altera Corporation
Chapter 2: Arria GX Architecture
chapter.
PLL2
PLL2
13
16
14
17
13
16
14
17
13
16
14
17
13
16
14
17
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: