DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 143
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 143 of 234
- Download datasheet (4Mb)
Chapter 4: DC and Switching Characteristics
Operating Conditions
Table 4–30. SSTL-2 Class II Specifications (Part 2 of 2)
Table 4–31. SSTL-2 Class I & II Differential Specifications
Table 4–32. 1.2-V HSTL Specifications
© December 2009 Altera Corporation
V
V
V
V
V
Note to
(1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the
V
V
V
V
V
V
V
Note to
(1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the
V
V
V
V
V
V
V
V
IL
IH
IL
OH
OL
CCIO
SWING
X
SWING
ISO
OX
CCIO
REF
IH
IL
IH
IL
OH
OL
(AC)
ISO
(DC)
(DC)
(AC)
(DC)
(AC)
(AC)
(AC)
(AC)
chapter.
chapter.
Symbol
Symbol
Symbol
(DC)
(AC)
Table
Table
4–30:
4–31:
Output supply voltage
DC differential input voltage
AC differential input cross point voltage
AC differential input voltage
Input clock signal offset voltage
Input clock signal offset voltage
variation
AC differential output cross point
voltage
Output supply voltage
Reference voltage
High-level DC input voltage
Low-level DC input voltage
High-level AC input voltage
Low-level AC input voltage
High-level output voltage
Low-level output voltage
Low-level DC input
voltage
High-level AC input
voltage
Low-level AC input
voltage
High-level output voltage
Low-level output voltage
Parameter
Parameter
Parameter
I
OH
I
OL
= –16.4 mA
Conditions
= 16.4 mA
—
—
—
V
V
V
Minimum
0.48 V
REF
REF
REF
–0.15
–0.24
–0.15
1.14
+ 0.08
+ 0.15
+ 0.15
(1)
(V
(V
(Note 1)
(1)
Minimum
CCIO
CCIO
CCIO
2.375
0.36
/2) – 0.2
0.7
/2) – 0.2
—
—
V
Minimum
V
REF
TT
–0.3
—
+ 0.76
—
+ 0.35
0.5 V
Typical
1.2
—
—
—
—
—
—
0.5 V
Typical
CCIO
2.5
200
—
—
—
—
Typical
CCIO
—
—
—
—
—
Arria GX Device Handbook, Volume 1
V
(V
(V
V
V
V
V
V
Maximum
0.52 V
CCIO
CCIO
CCIO
REF
REF
REF
Maximum
CCIO
CCIO
1.26
2.625
– 0.08
– 0.15
– 0.15
+ 0.15
+ 0.24
+ 0.15
V
V
Maximum
V
/2) + 0.2
/2) + 0.2
—
—
—
—
REF
REF
TT
CCIO
Arria GX Architecture
Arria GX Architecture
—
—
– 0.76
– 0.18
– 0.35
Units
Units
V
V
V
V
V
V
V
V
mV
Units
V
V
V
V
V
V
V
V
V
V
V
4–21
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: