DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 4
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 4 of 234
- Download datasheet (4Mb)
1–2
Table 1–1. Arria GX Device Features (Part 1 of 2)
Arria GX Device Handbook, Volume 1
Package
ALMs
Equivalent
logic
elements
(LEs)
Transceiver
channels
Transceiver
data rate
Source-
synchronous
receive
channels
Feature
484-pin,
780-pin
(Flip chip)
EP1AGX20C
600 Mbps
to 3.125
21,580
8,632
Gbps
31
C
4
■
Table 1–1
packages.
Main device features:
■
■
■
■
■
■
■
■
■
■
484-pin
(Flip chip)
TriMatrix memory consisting of three RAM block sizes to implement true
dual-port memory and first-in first-out (FIFO) buffers with performance up to
380 MHz
Up to 16 global clock networks with up to 32 regional clock networks per
device
High-speed DSP blocks provide dedicated implementation of multipliers,
multiply-accumulate functions, and finite impulse response (FIR) filters
Up to four enhanced phase-locked loops (PLLs) per device provide spread
spectrum, programmable bandwidth, clock switch-over, and advanced
multiplication and phase shifting
Support for numerous single-ended and differential I/O standards
High-speed source-synchronous differential I/O support on up to 47 channels
Support for source-synchronous bus standards, including SPI-4 Phase 2
(POS-PHY Level 4), SFI-4.1, XSBI, UTOPIA IV, NPSI, and CSIX-L1
Support for high-speed external memory including DDR and DDR2 SDRAM,
and SDR SDRAM
Support for multiple intellectual property megafunctions from Altera
MegaCore
Support for remote configuration updates
600 Mbps to 3.125
31
lists Arria GX device features for FineLine BGA (FBGA) with flip chip
C
EP1AGX35C/D
4
13,408
33,520
Gbps
®
780-pin
(Flip chip)
functions and Altera Megafunction Partners Program (AMPP
31
D
8
484-pin
(Flip chip)
600 Mbps to 3.125
31
C
4
EP1AGX50C/D
20,064
50,160
Gbps
780-pin,
1152-pin
(Flip chip)
31, 42
D
8
484-pin
(Flip chip)
Chapter 1: Arria GX Device Family Overview
31
C
4
600 Mbps to 3.125 Gbps
© December 2009 Altera Corporation
EP1AGX60C/D/E
780-pin
(Flip chip)
24,040
60,100
31
D
8
1152-pin
(Flip chip)
12
42
E
®
Features
SM
)
EP1AGX90E
1152-pin
(Flip chip)
600 Mbps
to 3.125
36,088
90,220
Gbps
12
47
E
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: