DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 225
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 225 of 234
- Download datasheet (4Mb)
Chapter 4: DC and Switching Characteristics
PLL Timing Specifications
PLL Timing Specifications
Table 4–116. Enhanced PLL Specifications (Part 1 of 2)
© December 2009 Altera Corporation
f
f
f
f
t
t
t
f
f
t
f
f
t
t
f
f
f
f
% spread
t
t
t
IN
INPFD
INDUTY
ENDUTY
INJITTER
OUTJITTER
FCOMP
OUT
SCANCLK
CONFIGEPLL
OUT_EXT
OUTDUTY
LOCK
DLOCK
SWITCHOVER
CLBW
VCO
SS
PLL_PSERR
ARESET
ARESET_RECONFIG
Name
Input clock frequency
Input frequency to the PFD
Input clock duty cycle
External feedback input clock duty cycle
Input or external feedback clock input jitter
tolerance in terms of period jitter.
Bandwidth
Input or external feedback clock input jitter
tolerance in terms of period jitter.
Bandwidth 0.85 MHz
Dedicated clock output period jitter
External feedback compensation time
Output frequency for internal global or regional
clock
Scanclk frequency
Time required to reconfigure scan chains for
EPLLs
PLL external clock output frequency
Duty cycle for external clock output
Time required for the PLL to lock from the time
it is enabled or the end of device configuration
Time required for the PLL to lock dynamically
after automatic clock switchover between two
identical clock frequencies
Frequency range where the clock switchover
performs properly
PLL closed-loop bandwidth
PLL VCO operating range
Spread-spectrum modulation frequency
Percent down spread for a given clock
frequency
Accuracy of PLL phase shift
Minimum pulse width on areset signal.
Minimum pulse width on the areset signal
when using PLL reconfiguration. Reset the PLL
after scandone goes high.
Table 4–116
in both the commercial junction temperature range (0 to 85 C) and the industrial
junction temperature range (–40 to 100 C), except for the clock switchover and
phase-shift stepping features. These two features are only supported from the 0 to
100 C junction temperature range.
0.85 MHz
and
Description
Table 4–117
describe the Arria GX PLL specifications when operating
1.5
1.5
0.13
Min
300
100
500
1.5
0.4
40
40
—
—
50
—
—
—
45
—
—
—
10
2
2
(2)
(2)
174/f
0.03
100
Typ
0.5
1.0
1.2
0.5
—
—
—
—
—
—
—
SCANCLK
50
—
—
—
—
—
—
1
Arria GX Device Handbook, Volume 1
Max
16.9
500
420
250
550
100
500
840
500
±30
0.6
(1)
60
60
—
—
10
—
55
—
—
1
1
ns (peak-to-peak)
ns (peak-to-peak)
ps (p-p)
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
kHz
ms
ms
ns
ns
ps
ns
ns
%
%
%
%
4–103
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: