XRT84L38IB Exar Corporation, XRT84L38IB Datasheet - Page 428

no-image

XRT84L38IB

Manufacturer Part Number
XRT84L38IB
Description
Network Controller & Processor ICs 8 Ch T1/E1 Framer
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT84L38IB

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
XRT84L38
OCTAL T1/E1/J1 FRAMER
The table below shows the Transmit Start of Transfer and Transmit End of Transfer status bits of the Data Link
Status Register.
DATA LINK STATUS REGISTER (DLSR) (INDIRECT ADDRESS = 0XNAH, 0X06H)
13.1.5.1.4
The SLC®96 Enable bit and the LAPD Enable bit of the Data Link Control Register (DLCR) determines which
one of the three functions is performed by the Transmit HDLC Controller block. The table below shows
configuration of the SLC®96 Enable bit of the Data Link Control Register (DLCR).
DATA LINK CONTROL REGISTER (DLCR) (INDIRECT ADDRESS = 0XN0H, 0X13H)
The table below shows configuration of the LAPD Enable bit of the Data Link Control Register (DLCR).
DATA LINK CONTROL REGISTER (DLCR) (INDIRECT ADDRESS = 0XN0H, 0X13H)
To enable SLC®96 data link transmission, the user has to set both of the SLC®96 Enable bit and the LAPD
Enable bit of the Data Link Control Register to 1.
Without inputting new message, the data link controller will loop on the same message over and over again. To
force the data link to output all ones is done by setting the ABORT bit in Data Link Control Register to 1. This
operation takes place after the current message finishes transmitting. The table below shows configurations of
the ABORT bit of the Data Link Control Register (DLCR).
DATA LINK CONTROL REGISTER (DLCR) (INDIRECT ADDRESS = 0XN0H, 0X13H)
Setting the SLCâ96 bit low will switch the data link back to transfer normal framing bits after the current
message transmit completes.
N
N
N
N
UMBER
UMBER
UMBER
UMBER
B
B
B
B
6
7
0
3
IT
IT
IT
IT
Transmit Start of
SLC®96 Enable
LAPD Enable
Step 4: Program the Data Link Control Register to activate SLC®96 Data Link Transmission
B
B
B
B
Transfer
ABORT
IT
IT
IT
IT
N
N
N
N
AME
AME
AME
AME
B
B
B
B
RUR /
IT
IT
IT
IT
R/W
R/W
R/W
WC
T
T
T
T
YPE
YPE
YPE
YPE
0 - There is no data link message to be sent to the data link channel.
1 - The SLC®96 Data Link Controller will send SLC®96 data link message
to the data link channel.
0 - In SLC®96 framing mode, the data link transmission is disabled. The
framer transmits the regular SF framing bits.
In ESF framing mode, the framer transmits regular ESF framing bits and
Facility Data Link (FDL) bits.
1 - In SLC®96 framing mode, the data link transmission is enabled.
In ESF framing mode, the framer transmits SLC®96-like message in the
Facility Data Link bits.
0 - The Transmit HDLC Controller will send out Bit-Oriented Signaling
(BOS) message.
1 - The Transmit HDLC Controller will send out LAPD protocol or so-called
Message-Oriented Signaling (MOS) message.
0 - No ABORT sequence is sent on the data link channel.
1 - The framer forces an ABORT sequence of pattern (111111 10) onto the
data link channel.
408
B
B
B
B
IT
IT
IT
IT
D
D
D
D
ESCRIPTION
ESCRIPTION
ESCRIPTION
ESCRIPTION
REV. 1.0.1

Related parts for XRT84L38IB