MC68HC908QY2 MOTOROLA [Motorola, Inc], MC68HC908QY2 Datasheet - Page 118

no-image

MC68HC908QY2

Manufacturer Part Number
MC68HC908QY2
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68HC908QY2CDT
Quantity:
2 667
Company:
Part Number:
MC68HC908QY2CDT
Quantity:
2 667
Part Number:
MC68HC908QY2CPE
Manufacturer:
FREESCALE
Quantity:
7 762
Part Number:
MC68HC908QY2MDTE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68HC908QY2MDTE
Manufacturer:
Freescale
Quantity:
204
Part Number:
MC68HC908QY2MDTE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908QY2MP
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908QY2MPE
Manufacturer:
Freescale
Quantity:
2 304
Part Number:
MC68HC908QY2VPE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Monitor ROM (MON)
118
MC68HC908QY4•MC68HC908QT4•MC68HC908QY2•MC68HC908QT2•MC68HC908QY1•MC68HC908QT1
NOTE:
NOTE:
If entering monitor mode without high voltage on IRQ (above condition
set 2 or 3, where applied voltage is V
requirements and conditions, (PTA1/PTA4) are not in effect. This is to
reduce circuit requirements when performing in-circuit programming.
If the reset vector is blank and monitor mode is entered, the chip will see
an additional reset cycle after the initial power-on reset (POR). Once the
part has been programmed, the traditional method of applying a voltage,
V
The computer operating properly (COP) module is disabled in monitor
mode based on these conditions:
The PTA0 pin must be at logic 1 (pullup) during chip power up to enter
monitor mode properly.
Figure 9-4
the reset vector is blank and just 1 x V
pin. An external oscillator of 9.8304 MHz is required for a baud rate of
9600, as the internal bus frequency is automatically set to the external
frequency divided by four. No external clock is required if IRQ = 0 since
chip clock will be drive by internal clock generator.
Enter monitor mode with pin configuration shown in
RST low and then high. The rising edge of RST latches monitor mode.
Once monitor mode is latched, the values on the specified pins can
change.
Once out of reset, the MCU waits for the host to send eight security bytes
(see
signal (10 consecutive logic 0s) to the host, indicating that it is ready to
receive a command.
TST
, to IRQ must be used to enter monitor mode.
9.5
If monitor mode was entered as a result of the reset vector being
blank (above condition set 2 or 3), the COP is always disabled
regardless of the state of IRQ.
If monitor mode was entered with V
then the COP is disabled as long as V
Security). After the security bytes, the MCU sends a break
shows a simplified diagram of the monitor mode entry when
Monitor ROM (MON)
DD
DD
or V
voltage is applied to the IRQ
TST
TST
SS
on IRQ (condition set 1),
), then startup port pin
is applied to IRQ.
Figure 9-1
MOTOROLA
by pulling

Related parts for MC68HC908QY2