HD6417750SF200V Renesas Electronics America, HD6417750SF200V Datasheet - Page 300

• Manufacturer Part Number: HD6417750SF200V
• Description: MPU 3V 16K PB-FREE 208-QFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7750r

Specifications of HD6417750SF200V

• Core Processor: SH-4
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, FIFO, SCI, SmartCard
• Peripherals: DMA, POR, WDT
• Number Of I /o: 28
• Program Memory Type: ROMless
• Ram Size: 24K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 2.07 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 208-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

Section 7 Instruction Set
Addressing
Mode
PC-relative
Immediate
Note: For the addressing modes below that use a displacement (disp), the assembler descriptions
Rev.7.00 Oct. 10, 2008 Page 214 of 1074
REJ09B0366-0700
in this manual show the value before scaling (×1, ×2, or ×4) is performed according to the
operand size. This is done to clarify the operation of the chip. Refer to the relevant
assembler notation rules for the actual assembler descriptions.
@ (disp:4, Rn)
@ (disp:8, GBR) ; GBR indirect with displacement
@ (disp:8, PC)
disp:8, disp:12
Instruction
Format
disp:12
Rn
#imm:8
#imm:8
#imm:8
; Register indirect with displacement
; PC-relative with displacement
; PC-relative
Effective Address Calculation Method
Effective address is PC+4 with 12-bit displacement
disp added after being sign-extended and
multiplied by 2.
Effective address is sum of PC+4 and Rn.
8-bit immediate data imm of TST, AND, OR, or
XOR instruction is zero-extended.
8-bit immediate data imm of MOV, ADD, or
CMP/EQ instruction is sign-extended.
8-bit immediate data imm of TRAPA instruction is
zero-extended and multiplied by 4.
(sign-extended)
disp
PC
PC
Rn
4
2
4
+
×
+
+
+
PC + 4 + disp × 2
PC + 4 + Rn
Calculation
Formula
PC + 4 + disp
× 2 → Branch-
Target
PC + 4 + Rn
→ Branch-
Target
—
—
—