LFXP2-17E-5FN484I Lattice, LFXP2-17E-5FN484I Datasheet - Page 338

• Manufacturer Part Number: LFXP2-17E-5FN484I
• Description: FPGA - Field Programmable Gate Array 17K LUTs 358 I/O Ins on DSP 1.2V -5 Spd
• Manufacturer: Lattice

Specifications of LFXP2-17E-5FN484I

• Number Of Macrocells: 17000
• Number Of Programmable I/os: 358
• Data Ram Size: 282624
• Supply Voltage (max): 1.26 V
• Maximum Operating Temperature: + 100 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.14 V
• Package / Case: FPBGA-484
• Number Of Logic Elements/cells: *
• Number Of Labs/clbs: *
• Total Ram Bits: 282624
• Number Of I /o: 358
• Number Of Gates: -
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: *
• Operating Temperature: -40°C ~ 100°C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Lattice Semiconductor
LatticeXP2 Hardware Checklist
DDR/DDR2 Memory Interface Pin Assignments
The DDR Memory interface on the LatticeXP2 device family is provided with a pre-engineered I/O register along
with the precision I/O DLL timing control. There are two I/O DLL specifically assigned to the two halves of the
device. One I/O DLL supports I/O banks 1, 2, 3 and 4; another I/O DLL supports I/O banks 0, 5, 6 and 7.
In addition to the I/O DLL assignments, there are pre-defined data strobes (DQS) signals that can support a span
of I/O pins as part of the memory data lanes. When assigning DDR memory interface I/O pins, the FPGA designer
must insure that there is enough I/O pins to assign DDR memory data pins for each of the assigned DQS signals.
True-LVDS Output Pin Assignments
True-LVDS outputs are available on 50% of the I/O pins on the left and right sides of the device. The left and right
side I/O banks are banks 2, 3, 6 and 7. When using the LVDS outputs, a 2.5V supply needs to be connected to
these VCCIO supply rails.
HSTL and SSTL Pin Assignments
These externally referenced I/O standards require an external reference voltage. Each of the LatticeXP2 device
family I/O banks allows up to two pre-defined V
pins. The V
pin(s) should get the highest priority for pin
REF
REF
assignment.
PCI Clamp Pin Assignment
PCI clamps are available on the top and bottom sides of the device. When the system design calls for PCI clamp,
those pins should be assigned to I/O banks 0, 1, 4 and 5. For the clamp characteristic, refer to the IBIS buffer mod-
els either on the Lattice website at
www.latticesemi.com
or in the ispLEVER design tool.
Test Output Enable (TOE)
TOE signal is used to tri-state all I/O pins and override the functional outputs for board level test. It is recommended
to have a pull-up resistor to make sure that when not in use, the TOE will not interfere with the normal functionality
of the I/O pins.
18-4