SAA7109EEB NXP Semiconductors, SAA7109EEB Datasheet - Page 24
SAA7109EEB
Manufacturer Part Number
SAA7109EEB
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7109EEB.pdf
(202 pages)
Specifications of SAA7109EEB
Lead Free Status / Rohs Status
Supplier Unconfirmed
- Current page: 24 of 202
- Download datasheet (984Kb)
Philips Semiconductors
For vertical, the procedure is the same. At 60 Hz, the first
line with video information is number 19, 240 lines can be
active. For 50 Hz, the numbers are 23 and 287;
see Table 112.
LAL = FAL + OutLin (all frequencies)
Most TV sets use overscan, and not all pixels respectively
lines are visible. There is no standard for the factor, it is
highly recommended to make the number of output pixels
and lines adjustable. A reasonable underscan factor is
10%, giving approximately 640 output pixels per line.
The total number of pixel clocks per line and the input
horizontal offset need to be chosen next. The only
constraint is that the horizontal blanking has at least
10 clock pulses.
The required pixel clock frequency can be determined in
the following way: Due to the limited internal FIFO size, the
input path has to provide all pixels in the same time frame
as the encoders vertical active time. The scaler also has to
process the first and last border lines for the anti-flicker
function. Thus:
and for the pixel clock generator
(all frequencies); see Table 115.
The input vertical offset can be taken from the assumption
that the scaler should just have finished writing the first line
when the encoder starts reading it:
In most cases the vertical offsets will be the same for odd
and even fields. The results should be rounded down.
2004 Mar 16
FAL
FAL
TPclk
TPclk
YOFS
YOFS
PC-CODEC
=
=
=
=
=
=
19
23
--------------------------------------------------------------------------------------- -
InPpl
--------------------------------------------------------------------------------------- -
InPpl
FAL 1716 TXclk
--------------------------------------------------- - 2
FAL 1728 TXclk
--------------------------------------------------- - 2
+
+
240 OutLin
-------------------------------- -
287 OutLin
-------------------------------- -
InPpl TPclk
InPpl TPclk
262.5 1716 TXclk
312.5 1728 TXclk
integer
integer
–
–
2
2
InLin
--------------------- -
InLin
--------------------- -
OutLin
OutLin
(60 Hz);
(50 Hz);
–
–
+
+
2
2
PCL
(60 Hz)
(50 Hz)
262.5
312.5
=
TXclk
-------------- -
TPclk
(60 Hz)
(50 Hz)
2
21
24
Once the timings are known the scaler can be
programmed.
XOFS can be chosen arbitrarily, the condition being that
XOFS + XPIX
VESA display timings are preferred.
HLEN = InPpl
XINC needs to be rounded up, it needs to be set to 0 for a
scaling factor of 1.
YPIX = InLin
YSKIP defines the anti-flicker function. 0 means maximum
flicker reduction but minimum vertical bandwidth, 4095
gives no flicker reduction and maximum bandwidth.
When YINC = 0 it sets the scaler to scaling factor 1. The
initial weighting factors must not be set to 0 in this case.
YIWGTE may go negative. In this event, YINC should be
added and YOFSE incremented. This can be repeated as
often as necessary to make YIWGTE positive.
Due to the limited amount of memory it is not possible to
get valid vertical scaler settings only from the formulae
above. In some cases it is necessary to adjust the vertical
offsets or the scaler increment to get valid settings.
Tables 6 to 23 show verified settings. They are organised
in the following way: The tables are separate for the
standard to be encoded, the input resolution and three
different anti-flicker filter settings. Each table contains
5 vertical sizes with 5 different offsets. They are intended
to be selected according to the current TV set. The
corresponding horizontal resolutions of 640 pixels give
proper aspect ratios. They can be adjusted according to
the formulae above. The next line gives a minimum size
intended to fit on the screen under all circumstances. The
corresponding horizontal resolution is 620 pixels.
Overscan is only possible with an input resolution of
800
settings are given on the last lines of the tables.
YINC
YIWGTO
YIWGTE
600 pixels. Where possible, the corresponding
=
--------------------- -
InLin
OutLin
=
=
YINC YSKIP
------------------------------------- -
YINC
------------- -
+
2
1
HLEN is fulfilled. Values given by the
2
XPIX
–
+
2
SAA7108E; SAA7109E
2048
1
+
=
YSKIP
---------------- -
4095
InPix
------------ -
2
XINC
4096
Product specification
=
OutPix
----------------- -
InPix
4096
Related parts for SAA7109EEB
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PC-CODEC
Manufacturer:
PHILIPS [NXP Semiconductors]
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors