IDT88K8483 Integrated Device Technology, IDT88K8483 Datasheet - Page 113

• Manufacturer Part Number: IDT88K8483
• Description: Spi-4 Exchange Document Issue 1.0
• Manufacturer: Integrated Device Technology

SPI-4 Egress Configuration Register
SPI-4 Egress Training Parameter Register
E_INSYNC_THR
E_CLK_EDGE
E_LOW
NOSTAT
E_OUTSYNC_THR
DATA_MAX_T
ALPHA
Note: The purpose of the data path training sequence is for the deskew of bit arrival times on the data and control lines.
IDT IDT88K8483
Field
Field
Note: Please refer to SPI-4 Ingress State Machine (p. 44) for an illustration of out of sync and in sync state.
Table 76
Table 75
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Read /
Read /
Write
Write
SPI-4 Egress Training Parameter Register (Block Base=0x0800, Register Offset=0x02)
SPI-4 Egress Configuration Register (Block Base=0x0800, Register Offset=0x01)
0:0-0:4
0:5
0:6
0:7
1:0-1:3
0:0-2:7
3:0-3:7
Bits
Bits
4
5
1
1
1
24
8
Length
Length
0x1F
0
1
0
0xF
0
0
Reset
Reset
State
State
113 of 162
The number of consecutive error free DIP 2 required to make the egress status
channel state machine transition from out of sync to in sync.The actual number of
error free DIP 2 that need to be detected is E_OUTSYNC_THR+1.
This field controls the edge of the status clock in LVTTL mode, at which the status
information will be sampled.
0:Sampling is done at rising edge.
1:Sampling is done at falling edge.
For optimum device performance, this bit should be set to ‘0’ or ‘1’ depending on the
SPI-4 egress data clock frequency.
0: EDCLK is higher than or equal to 200 MHz.
1: EDCLK is lower than 200 MHz.
The NOSTAT bit enables the no status channel option. Once NOSTAT is set, the
status channel is ignored. There is no DIP-2 error checking, and no status channel
updating. The received status is fixed to starving. The data channel is put into the in
sync state.
0:Normal status channel operation.
1:No status channel option is selected.
The number of consecutive DIP 2 errors needed for the egress state to transition
from in sync to out of sync.The actual number of DIP 2 errors that need to be
detected is E_INSYNC_THR+1.
The SPI-4 egress DATA_MAX_T field is the maximum time interval between
scheduling of training sequences on the egress data path interface. The unit is in 2
SPI-4 data cycles.
The SPI-4 egress ALPHA field is the number of repetitions of the data training
sequence that must be scheduled every DATA_MAX_T cycles. The value for alpha
used is actually one more than the ALPHA value programmed into the ALPHA field.
Description
Description
October 20, 2006
8