atmega32c1 ATMEL Corporation, atmega32c1 Datasheet - Page 185

• Manufacturer Part Number: atmega32c1
• Description: Atmega32m1 Automotive 8-bit Avr Microcontroller With 32k/64k Bytes In-system Programmable Flash
• Manufacturer: ATMEL Corporation

16.10 General CAN Registers
16.10.1
7647A–AVR–02/08
CAN General Control Register - CANGCON
• Bit 7 – ABRQ: Abort Request
This is not an auto resettable bit.
• Bit 6 – OVRQ: Overload Frame Request
This is not an auto resettable bit.
The overload frame can be traced observing OVFG in CANGSTA register (c.f.
page
• Bit 5 – TTC: Time Trigger Communication
• Bit 4 – SYNTTC: Synchronization of TTC
This bit is only used in TTC mode.
• Bit 3 – LISTEN: Listening Mode
• Bit 2 – TEST: Test Mode
Note:
• Bit 1 – ENA/STB: Enable / Standby Mode
Because this bit is a command and is not immediately effective, the ENFG bit in CANGSTA reg-
ister gives the true state of the chosen mode.
Initial Value
Read/Write
Bit
– 0 - no request.
– 1 - abort request: a reset of CANEN1 and CANEN2 registers is done. The pending
– 0 - no request.
– 1 - overload frame request: send an overload frame after the next received frame.
176).
– 0 - no TTC.
– 1 - TTC mode.
– 0 - the TTC timer is caught on SOF.
– 1 - the TTC timer is caught on the last bit of the EOF.
– 0 - no listening mode.
– 1 - listening mode.
– 0 - no test mode
– 1 - test mode: intend for factory testing and not for customer use.
communications are immediately disabled and the on-going one will be normally
terminated, setting the appropriate status flags.
Note that CANCDMOB register remain unchanged.
CAN may malfunction if this bit is set.
ABRQ
R/W
7
0
OVRQ
R/W
6
0
TTC
R/W
5
0
SYNTTC
R/W
4
0
LISTEN
R/W
3
0
TEST
R/W
ATmega32/64/M1/C1
2
0
ENA/STB
R/W
1
0
SWRES
R/W
0
0
CANGCON
Figure 16-9 on
185