atmega32c1 ATMEL Corporation, atmega32c1 Datasheet - Page 211

no-image

atmega32c1

Manufacturer Part Number
atmega32c1
Description
Atmega32m1 Automotive 8-bit Avr Microcontroller With 32k/64k Bytes In-system Programmable Flash
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
atmega32c1-15AZ
Manufacturer:
ATMEL
Quantity:
170
Part Number:
atmega32c1-15AZ
Manufacturer:
Atmel
Quantity:
10 000
17.5.5
17.5.5.1
17.5.5.2
7647A–AVR–02/08
1) LBUSY
2) LBUSY
3) LBUSY
LIN bus
Busy Signal
Busy Signal in LIN Mode
Busy Signal in UART Mode
BREAK
The LIN configuration is independent of the programmed LIN protocol.
The listening mode connects the internal Tx LIN and the internal Rx LIN together. In this mode,
the TXLIN output pin is disabled and the RXLIN input pin is always enabled. The same scheme
is available in UART mode.
Figure 17-6. Listening Mode
LBUSY bit flag in LINSIR register is the image of the BUSY signal. It is set and cleared by hard-
ware. It signals that the controller is busy with LIN or UART communication.
Figure 17-7. Busy Signal in LIN Mode
When the busy signal is set, some registers are locked, user writing is not allowed:
If the busy signal is set, the only available commands are:
Note that, if another command is entered during busy signal, the new command is not validated
and the LOVRERR bit flag of the LINERR register is set. The on-going transfer is not
interrupted.
During the byte transmission, the busy signal is set. This locks some registers from being
written:
Node providing the master task
Field
“LIN Control Register” - LINCR - except LCMD[2..0], LENA & LSWRES,
“LIN Baud Rate Registers” - LINBRRL & LINBRRH,
“LIN Data Length Register” - LINDLR,
“LIN Identifier Register” - LINIDR,
“LIN Data Register” - LINDAT.
LCMD[1..0] = 00
LENA = 0 and/or LCMD[2] = 0, the kill command is taken into account immediately,
LSWRES = 1, the reset command is taken into account immediately.
“LIN Control Register” - LINCR - except LCMD[2..0], LENA & LSWRES,
SYNC
Node providing neither the master task, neither a slave task
Field
b
, the abort command is taken into account at the end of the byte,
LISTEN
Rx LIN
Tx LIN
internal
internal
PROTECTED
IDENTIFIER
Field
1
0
DATA-0
Field
ATmega32/64/M1/C1
Node providing a slave task
RXLIN
TXLIN
DATA-n
Field
CHECKSUM
Field
211

Related parts for atmega32c1