atmega32c1 ATMEL Corporation, atmega32c1 Datasheet - Page 87

no-image

atmega32c1

Manufacturer Part Number
atmega32c1
Description
Atmega32m1 Automotive 8-bit Avr Microcontroller With 32k/64k Bytes In-system Programmable Flash
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
atmega32c1-15AZ
Manufacturer:
ATMEL
Quantity:
170
Part Number:
atmega32c1-15AZ
Manufacturer:
Atmel
Quantity:
10 000
11.3.1
7647A–AVR–02/08
General Timer/Counter Control Register – GTCCR
Each half period of the external clock applied must be longer than one system clock cycle to
ensure correct sampling. The external clock must be guaranteed to have less than half the sys-
tem clock frequency (f
sampling, the maximum frequency of an external clock it can detect is half the sampling fre-
quency (Nyquist sampling theorem). However, due to variation of the system clock frequency
and duty cycle caused by Oscillator source (crystal, resonator, and capacitors) tolerances, it is
recommended that maximum frequency of an external clock source is less than f
An external clock source can not be prescaled.
Figure 11-2. Prescaler for Timer/Counter0 and Timer/Counter1
Note:
• Bit 7 – TSM: Timer/Counter Synchronization Mode
Writing the TSM bit to one activates the Timer/Counter Synchronization mode. In this mode, the
value that is written to the PSRSYNC bit is kept, hence keeping the corresponding prescaler
reset signals asserted. This ensures that the corresponding Timer/Counters are halted and can
be configured to the same value without the risk of one of them advancing during configuration.
When the TSM bit is written to zero, the PSRSYNC bit is cleared by hardware, and the
Timer/Counters start counting simultaneously.
• Bit6 – ICPSEL1: Timer 1 Input Capture selection
Bit
Read/Write
Initial Value
PSRSYNC
1. The synchronization logic on the input pins (
clk
T0
T1
I/O
Synchronization
Synchronization
TSM
R/W
7
0
ExtClk
ICPSEL1
R/W
6
0
< f
clk_I/O
/2) given a 50/50% duty cycle. Since the edge detector uses
R
5
0
clk
Clear
T1
R
4
0
Tn)
R
3
0
is shown in
ATmega32/64/M1/C1
R
2
0
(1)
Figure
R
1
0
11-1.
clk
PSRSYNC
T0
R/W
clk_I/O
0
0
/2.5.
GTCCR
87

Related parts for atmega32c1