atmega32c1 ATMEL Corporation, atmega32c1 Datasheet - Page 186

• Manufacturer Part Number: atmega32c1
• Description: Atmega32m1 Automotive 8-bit Avr Microcontroller With 32k/64k Bytes In-system Programmable Flash
• Manufacturer: ATMEL Corporation

16.10.2
186
ATmega32/64/M1/C1
CAN General Status Register - CANGSTA
• Bit 0 – SWRES: Software Reset Request
This auto resettable bit only resets the CAN controller.
• Bit 7 – Reserved Bit
This bit is reserved for future use.
• Bit 6 – OVRG: Overload Frame Flag
This flag does not generate an interrupt.
• Bit 5 – Reserved Bit
This bit is reserved for future use.
• Bit 4 – TXBSY: Transmitter Busy
This flag does not generate an interrupt.
• Bit 3 – RXBSY: Receiver Busy
This flag does not generate an interrupt.
Initial Value
Read/Write
Bit
– 0 - standby mode: The on-going transmission (if exists) is normally terminated and the
– 1 - enable mode: The CAN channel enters in enable mode once 11 recessive bits
– 0 - no reset
– 1 - reset: this reset is “ORed” with the hardware reset.
– 0 - no overload frame.
– 1 - overload frame: set by hardware as long as the produced overload frame is sent.
– 0 - transmitter not busy.
– 1 - transmitter busy: set by hardware as long as a frame (data, remote, overload or
– 0 - receiver not busy
– 1 - receiver busy: set by hardware as long as a frame is received or monitored.
CAN channel is frozen (the CONMOB bits of every MOb do not change). The transmitter
constantly provides a recessive level. In this mode, the receiver is not enabled but all the
registers and mailbox remain accessible from CPU. In this mode, the receiver is not
enabled but all the registers and mailbox remain accessible from CPU.
has been read.
error frame) or an ACK field is sent. Also set when an inter frame space is sent.
Note:A standby mode applied during a reception may corrupt the on-going reception or set the
7
-
-
-
controller in a wrong state. The controller will restart correctly from this state if a software
reset (SWRES) is applied. If no reset is considered, a possible solution is to wait for a
lake of a receiver busy (RXBSY) before to enter in stand-by mode. The best solution is
first to apply an abort request command (ABRQ) and then wait for the lake of the receiver
busy (RXBSY) before to enter in stand-by mode. In any cases, this standby mode behav-
ior has no effect on the CAN bus integrity.
OVRG
R
6
0
5
-
-
-
TXBSY
R
4
0
RXBSY
R
3
0
ENFG
2
R
0
BOFF
R
1
0
ERRP
R
0
0
CANGSTA
7647A–AVR–02/08