atmega32c1 ATMEL Corporation, atmega32c1 Datasheet - Page 305

no-image

atmega32c1

Manufacturer Part Number
atmega32c1
Description
Atmega32m1 Automotive 8-bit Avr Microcontroller With 32k/64k Bytes In-system Programmable Flash
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
atmega32c1-15AZ
Manufacturer:
ATMEL
Quantity:
170
Part Number:
atmega32c1-15AZ
Manufacturer:
Atmel
Quantity:
10 000
24.9
24.9.1
7647A–AVR–02/08
Serial Downloading
Serial Programming Algorithm
Table 24-15. Parallel Programming Characteristics, V
Notes:
Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while
RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-
put). After RESET is set low, the Programming Enable instruction needs to be executed first
before program/erase operations can be executed. NOTE, in
mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal
SPI interface.
Figure 24-10. Serial Programming and Verify
Notes:
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming
operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
Low:> 2 CPU clock cycles for f
High:> 2 CPU clock cycles for f
When writing serial data to the ATmega32/64/M1/C1, data is clocked on the rising edge of SCK.
Symbol
t
t
t
BVDV
OLDV
OHDZ
1.
2. t
1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the
2. V
commands.
XTAL1 pin.
t
WLRH_CE
CC
WLRH
Parameter
BS1 Valid to DATA valid
OE Low to DATA Valid
OE High to DATA Tri-stated
- 0.3V < AVCC < V
is valid for the Write Flash, Write EEPROM, Write Fuse bits and Write Lock bits
is valid for the Chip Erase command.
MOSI_A
MISO_A
SCK_A
ck
ck
CC
< 12 MHz, 3 CPU clock cycles for f
< 12 MHz, 3 CPU clock cycles for f
+ 0.3V, however, AVCC should always be within 1.8 - 5.5V
RESET
XTAL1
GND
(1)
AVCC
VCC
CC
ATmega32/64/M1/C1
= 5V ± 10% (Continued)
+1.8 - 5.5V
+1.8 - 5.5V
Table 24-14 on page
Min
(2)
0
ck
ck
>= 12 MHz
>= 12 MHz
Typ
Max
250
250
250
296, the pin
Units
ns
ns
ns
305

Related parts for atmega32c1