EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 284

no-image

EP3SL150F780I3N

Manufacturer Part Number
EP3SL150F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F780I3N
Manufacturer:
PMI
Quantity:
4
Part Number:
EP3SL150F780I3N
Manufacturer:
AVX
Quantity:
2
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
546
Part Number:
EP3SL150F780I3N
Manufacturer:
XILINX
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
220
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP3SL150F780I3N
Quantity:
280
Part Number:
EP3SL150F780I3N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Memory Interfaces Pin Support
Figure 8–6. Number of DQS/DQ Groups per Bank in EP3SL200, EP3SE260 and EP3SL340 Devices in 1517-pin
FineLine BGA Package
Notes to
(1)
(2)
(3)
(4)
8–14
Stratix III Device Handbook, Volume 1
Numbers are preliminary.
Some of the ×4 groups may use R
you use these pins as R
All I/O pin counts include eight dedicated clock inputs (CLK1p, CLK1n, CLK3p, CLK3n, CLK8p, CLK8n,
CLK10p, and CLK10n) and eight dedicated corner PLL clock inputs (PLL_L1_CLKp, PLL_L1_CLKn,
PLL_L4_CLKp, PLL_L4_CLKn, PLL_R4_CLKp, PLL_R4_CLKn, PLL_R1_CLKp, and PLL_R1_CLKn) that can
be used for data inputs.
Some of the DQS/DQ pins in this bank can also be used as configuration pins. Choose the DQS/DQ pins that are
not going to be used by your configuration scheme.
42 User I/Os (3)
42 User I/Os (3)
I/O Bank 1A (2)
50 User I/Os (3)
I/O Bank 1C (4)
I/O Bank 2A (2)
50 User I/Os (3)
I/O Bank 1B
24 User I/Os
I/O Bank 2B
I/O Bank 2C
24 User I/Os
x16/x18=1
x32/x36=0
x16/x18=1
x32/x36=0
x16/x18=1
x32/x36=0
x16/x18=1
x32/x36=0
Figure
x16/x18=1
x32/x36=0
x8/x9=2
x8/x9=3
x16/x18=1
x32/x36=0
x8/x9=2
x8/x9=3
x8/x9=3
x8/x9=3
x4=6
x4=4
DLL2
x4=6
x4=4
DLL1
x4=7
x4=7
8–6:
I/O Bank 8A (2)
I/O Bank 3A (2)
48 User I/Os
48 User I/Os
x16/x18=2
x32/x36=1
x16/x18=2
x32/x36=1
x8/x9=4
x8/x9=4
x4=8
x4=8
Note (1)
UP
and R
I/O Bank 8B
I/O Bank 3B
48 User I/Os
48 User I/Os
x16/x18=2
x32/x36=1
x16/x18=2
x32/x36=1
DN
x8/x9=4
x8/x9=4
x4=8
x4=8
UP
pins for OCT calibration.
/R
DN
EP3SL200, EP3SE260, and EP3SL340 Devices
pins as DQ pins. You would lose one DQS/DQ group (in any mode) if
I/O Bank 3C
I/O Bank 8C
32 User I/Os
32 User I/Os
x16/x18=0
x32/x36=0
x16/x18=0
x32/x36=0
x8/x9=1
x8/x9=1
x4=3
x4=3
1517-Pin FineLine BGA
(2)
(2)
I/O Bank 7C
32 User I/Os
I/O Bank 4C
32 User I/Os
x16/x18=0
x32/x36=0
x16/x18=0
x32/x36=0
x8/x9=1
x8/x9=1
x4=3
x4=3
I/O Bank 7B
I/O Bank 4B
48 User I/Os
48 User I/Os
x16/x18=2
x32/x36=1
x16/x18=2
x32/x36=1
x8/x9=4
x8/x9=4
x4=8
x4=8
I/O Bank 7A (2)
I/O Bank 4A (2)
48 User I/Os
48 User I/Os
x16/x18=2
x32/x36=1
x16/x18=2
x32/x36=1
x8/x9=4
x8/x9=4
x4=8
x4=8
Altera Corporation
42 User I/Os (3)
42 User I/Os (3)
50 User I/Os (3)
I/O Bank 6A (2)
I/O Bank 5A (2)
50 User I/Os (3)
I/O Bank 6C
November 2007
x16/x18=1
x32/x36=0
I/O Bank 5C
24 User I/Os
24 User I/Os
I/O Bank 5B
I/O Bank 6B
x16/x18=1
x32/x36=0
x16/x18=1
x32/x36=0
x16/x18=1
x32/x36=0
x16/x18=1
x32/x36=0
x8/x9=3
x16/x18=1
x32/x36=0
x8/x9=3
x8/x9=2
x8/x9=3
x8/x9=2
x8/x9=3
x4=6
x4=6
x4=4
x4=7
DLL3
x4=4
DLL4
x4=7

Related parts for EP3SL150F780I3N