EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 318
EP3SL150F780I3N
Manufacturer Part Number
EP3SL150F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheet
1.EP3SL110.pdf
(904 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
PMI
Quantity:
4
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
AVX
Quantity:
2
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
546
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3SL150F780I3N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 318 of 904
- Download datasheet (13Mb)
I/O Banks
I/O Banks
Figure 9–1. I/O Banks in Stratix III
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
9–2
Stratix III Device Handbook, Volume 1
PLL_L2
PLL_L1
PLL_L3
PLL_L4
Stratix III I/O Banks
Figure 9–1
representation only. Refer to the pin list and Quartus II software for exact locations.
Differential HSTL and SSTL outputs use two single-ended outputs with the second output programmed as inverted
to support differential I/O operations.
Column I/O differential HSTL and SSTL inputs use LVDS differential input buffers without on-chip differential
OCT support.
Column I/O supports LVDS outputs using SE buffers and external resistor networks.
Row I/O supports PCI/PCI-X without on-chip clamping diodes.
The PLL blocks are shown for location purposes only and are not considered additional banks. The PLL input and
output uses the I/Os in adjacent banks.
Figure
Bank 8A
Bank 3A
I/O banks 3A, 3B & 3C support all
single-ended and differential input
and output operation
is a top view of the silicon die that corresponds to a reverse view for flip-chip packages. It is a graphical
9–1:
I/O banks 8A, 8B & 8C support all
single-ended and differential input
and output operation
Bank 3B
Bank 8B
The Stratix III I/Os are divided into 16 to 24 I/O banks. The dedicated
circuitry that supports high-speed differential I/Os is located in banks in
the right side and left side of the device.
banks and the I/O standards supported by the banks.
Row I/O banks support LVTTL, LVCMOS, 2.5-V, 1.8-V,
1.5-V, 1.2-V, SSTL-2 Class I & II, SSTL-18 Class I & II,
SSTL-15 Class I, HSTL-18 Class I & II, HSTL-15 Class I,
HSTL-12 Class I, LVDS, RSDS, mini-LVDS, differential
SSTL-2 Class I & II, differential SSTL-18 Class I & II,
differential SSTL-15 Class I, differential HSTL-18 Class I &
II, differential HSTL-15 Class I and differential HSTL-12
Class I standards for input and output operation.
SSTL-15 class II, HSTL-15 Class II, HSTL-12 Class II,
differential SSTL-15 Class II, differential HSTL-15 Class II,
differential HSTL-12 Class II standards are only supported
for input operations
Bank 3C
Bank 8C
Notes
(2), (3), (4), (5),
PLL_B1 PLL_B2
PLL_T1
PLL_T2
(6)
Bank 4C
Bank 7C
I/O banks 4A, 4B & 4C support all
single-ended and differential input
and output operation
I/O banks 7A, 7B & 7C support all
single-ended and differential input
and output operation
Figure 9–1
Bank 4B
Bank 7B
shows the different
Bank 4A
Bank 7A
Altera Corporation
November 2007
PLL_R2
PLL_R3
PLL_R4
PLL_R1
Related parts for EP3SL150F780I3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: