AT32AP7001-ALUT Atmel, AT32AP7001-ALUT Datasheet - Page 818

• Manufacturer Part Number: AT32AP7001-ALUT
• Description: IC MCU 32BIT AVR32 208-LQFP
• Manufacturer: Atmel
• Series: AVR®32 AP7r

Specifications of AT32AP7001-ALUT

• Core Processor: AVR
• Core Size: 32-Bit
• Speed: 150MHz
• Connectivity: EBI/EMI, I²C, MMC, PS2, SPI, SSC, UART/USART, USB
• Peripherals: AC'97, DMA, I²C, POR, PWM, WDT
• Number Of I /o: 90
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: D/A 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-LQFP
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: EBI, ISI, MCI, PS2, SPI, TWI, USB
• Maximum Clock Frequency: 150 MHz
• Number Of Programmable I/os: 90
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Dac: 16 bit, 1 Channel
• Package: 208PQFP
• Device Core: AVR32
• Family Name: AT32
• Maximum Speed: 150 MHz
• Operating Supply Voltage: 1.8 V
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATNGW100 - KIT AVR32 NETWORK GATEWAYATSTK1000 - KIT STARTER FOR AVR32AP7000
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details

43. Datasheet Revision History
43.1
43.2
43.3
43.4
32015G–AVR32–09/09
Rev. G 09/09
Rev. F 09/09
Rev. E 01/08
Rev. D 09/07
Please note that the referring page numbers in this section are referred to this document. The
referring revision in this section are referring to the document revision.
1.
1.
1.
1.
2.
3.
4.
5
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
Updated
Updated
Updated Pin 208 from GND to VDDIO in
PIO Controller C Multiplexing table updated in
Added section
USBA feature list updated in
Renamed clk_slow to clk_osc32 in
Updated organisation of User Interface in
Updated special bus granting mechanism in
Added product dependencies in
Added product dependencies in
Added description of multi-drive in
Added MDER/MDDR/MDSR to pin logic diagram in
page
SPI pins must be enabled to use local loopback.
Updated description of the OVRES bit in
Updated bit description of TXEMPTY in the
Number of chip select lines updatedin figures and tables, changed from 8 to 6 in
Memory Controller (SMC)” on page
Made the MDR register Read/Write instead of Read in
page
Removed the PWSEN and PWSDIS bits from the
Added PDCFBYTE and removed the PWSDIV bits from the
Added note about reading the Status Register clears the interrupt flag in
on page
249.
530.
676.
”Errata” on page
”Errata” on page
”USBA” on page 78
811.
811.
”Peripherals” on page
”DMA Controller (DMACA)” on page
”Peripheral DMA Controller (PDC)” on page
”Parallel Input/Output Controller (PIO)” on page
in Clock Connections in
Table 9-4 on page
488.
”Package and Pinout” on page
”SPI Status Register” on page
”HSB Bus Matrix (HMATRIX)” on page
”USART Channel Status Register” on page
”HSB Bus Matrix (HMATRIX)” on page
”Peripherals” on page
”Control Register” on page
73.
”Parallel Input/Output Controller (PIO)” on
80.
”SDRAM Controller (SDRAMC)” on
”Peripherals” on page
”Mode Register” on page
AT32AP7001
73“.
169.
310.
9.
”Timer/Counter (TC)”
233.
584.
”Static
139.
73.
249.
139.
585.
431.
818