LPC2470FET208,551 NXP Semiconductors, LPC2470FET208,551 Datasheet - Page 2

• Manufacturer Part Number: LPC2470FET208,551
• Description: IC ARM7 MCU LCD 208-TFBGA
• Manufacturer: NXP Semiconductors
• Series: LPC2400r

Specifications of LPC2470FET208,551

• Package / Case: 208-TFBGA
• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 72MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, Microwire, MMC, SPI, SSI, SSP, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
• Number Of I /o: 160
• Program Memory Type: ROMless
• Ram Size: 98K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: LPC24
• Core: ARM7TDMI-S
• Data Bus Width: 16 bit, 32 bit
• Data Ram Size: 98 KB
• Interface Type: CAN/I2C/I2S/SPI/SSP/UART/USB
• Maximum Clock Frequency: 72 MHz
• Number Of Programmable I/os: 160
• Number Of Timers: 4
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, MCB2470U
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• On-chip Dac: 1-ch x 10-bit
• Package: 208TFBGA
• Device Core: ARM7TDMI-S
• Family Name: LPC2000
• Maximum Speed: 72 MHz
• Operating Supply Voltage: 3.3 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4362; 935284071551; LPC2470FET208-S

NXP Semiconductors
Revision history
Contact information
For more information, please visit:
For sales office addresses, please send an email to:
UM10237_4
User manual
Rev
04
03
02
01
Date
20090826
20090115
20081219
20080718
Description
LPC24XX user manual release.
Modifications:
LPC24XX user manual release.
Modifications:
LPC24XX user manual release.
Modifications:
Initial LPC24XX user manual release. Replaces all draft versions UM10237_1.00 to
UM10237_1.05.
•
•
•
•
•
•
•
•
•
•
Description of AHB1 and AHB2 configuration registers updated.
Memory size for LPC2458 external SRAM memory corrected in
Deep power-down mode functionality added (see
Section 26–6.6 “Alarm
Register containing device revision added (implemented starting with revision C, see
Section
XTAL1 input selection and PCB layout guidelines added (see
Editorial updates throughout the user manual.
ISP1302 replaces ISP1301 in
UART fractional baud rate generator disabled in auto baud mode (see
and
Added parts LPC2420.
Editorial updates.
AHB1 and AHB2 configuration registers added.
http://www.nxp.com
Section
30–9.11).
17–4.14).
Rev. 04 — 26 August 2009
[e-mail]
output”).
Section
15–6.
Section 4–3.4 “Power control”
LPC24XX User manual
Section
Table
UM10237
© NXP B.V. 2009. All rights reserved.
4–2.2).
2–14.
Section 16–4.10
and
2 of 792