UPD78F0138HGK-9ET-A Renesas Electronics America, UPD78F0138HGK-9ET-A Datasheet - Page 206

no-image

UPD78F0138HGK-9ET-A

Manufacturer Part Number
UPD78F0138HGK-9ET-A
Description
MCU 8BIT 60K FLASH 64TQFP
Manufacturer
Renesas Electronics America
Series
78K0/Kx1+r
Datasheet

Specifications of UPD78F0138HGK-9ET-A

Core Processor
78K/0
Core Size
8-Bit
Speed
16MHz
Connectivity
3-Wire SIO, LIN, UART/USART
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
42
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
<R>
204
Notes 1.
2.
TMHMD0
Be sure to set the count clock so that the following condition is satisfied.
Note the following points when selecting the TM50 output as the count clock.
It is not necessary to enable the TO50 pin as a timer output pin in any mode.
Address: FF69H
V
V
V
V
PWM mode (TMC506 = 1)
Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty
= 50%.
Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0)
Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion
operation (TMC501 = 1).
DD
DD
DD
DD
= 2.5 to 2.7 V: Count clock
= 4.0 to 5.5 V: Count clock
= 3.3 to 4.0 V: Count clock
= 2.7 to 3.3 V: Count clock
Figure 8-5. Format of 8-Bit Timer H Mode Register 0 (TMHMD0)
TMMD01
TOLEV0
TMHE0
TOEN0
TMHE0
CKS02
Other than above
<7>
0
1
0
0
0
0
1
1
0
1
0
1
0
1
Other than above
After reset: 00H
Stops timer count operation (counter is cleared to 0)
Enables timer count operation (count operation started by inputting clock)
TMMD00
Low level
High level
Disables output
Enables output
CKS02
CKS01
CHAPTER 8 8-BIT TIMERS H0 AND H1
0
0
0
0
1
1
0
0
6
User’s Manual U16899EJ3V0UD
Interval timer mode
PWM output mode
Setting prohibited
CKS01
CKS00
0
1
0
1
0
1
5
2.5 MHz (standard products, (A) grade products only)
10 MHz
8.38 MHz
5 MHz
R/W
Timer output level control (in default mode)
CKS00
Setting prohibited
f
f
f
f
f
TM50 output
X
X
X
X
X
/2
/2
/2
/2
4
2
6
10
Timer output control
Timer operation enable
(10 MHz)
(5 MHz)
(2.5 MHz)
(156.25 kHz)
(9.77 kHz)
Count clock (f
Timer operation mode
TMMD01 TMMD00 TOLEV0
Note 2
3
CNT
2
) selection
<1>
Note 1
TOEN0
<0>

Related parts for UPD78F0138HGK-9ET-A