UPD78F0138HGK-9ET-A Renesas Electronics America, UPD78F0138HGK-9ET-A Datasheet - Page 279

no-image

UPD78F0138HGK-9ET-A

Manufacturer Part Number
UPD78F0138HGK-9ET-A
Description
MCU 8BIT 60K FLASH 64TQFP
Manufacturer
Renesas Electronics America
Series
78K0/Kx1+r
Datasheet

Specifications of UPD78F0138HGK-9ET-A

Core Processor
78K/0
Core Size
8-Bit
Speed
16MHz
Connectivity
3-Wire SIO, LIN, UART/USART
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
42
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
(4) Port mode register 1 (PM1)
Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the
Remarks 1. f
This register sets port 1 input/output in 1-bit units.
When using the P10/TxD0/SCK10 pin for serial interface data output, clear PM10 to 0 and set the output latch of
P10 to 1.
When using the P11/RxD0/SI10 pin for serial interface data input, set PM11 to 1. The output latch of P11 at this
time may be 0 or 1.
PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.
RESET input sets this register to FFH.
Address: FF21H
Symbol
PM1
2. Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the
3. The baud rate value is the output clock of the 5-bit counter divided by 2.
2. f
3. k:
4.
5. Figures in parentheses apply to operation at f
6. TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50)
clock of the internal oscillator is divided and supplied as the count clock. If the base clock is
the internal oscillation clock, the operation of serial interface UART0 is not guaranteed.
MDL04 to MDL00 bits.
PM17
PM1n
TMC501: Bit 1 of TMC50
XCLK0
X
:
:
7
0
1
After reset: FFH
: Frequency of base clock selected by the TPS01 and TPS00 bits
High-speed system clock oscillation frequency
Value set by the MDL04 to MDL00 bits (k = 8, 9, 10, ..., 31)
Don’t care
Output mode (output buffer on)
Input mode (output buffer off)
PM16
6
Figure 13-5. Format of Port Mode Register 1 (PM1)
CHAPTER 13 SERIAL INTERFACE UART0
PM15
5
R/W
P1n pin I/O mode selection (n = 0 to 7)
User’s Manual U16899EJ3V0UD
PM14
4
PM13
3
X
= 10 MHz
PM12
2
PM11
1
PM10
0
277

Related parts for UPD78F0138HGK-9ET-A