UPD78F0138HGK-9ET-A Renesas Electronics America, UPD78F0138HGK-9ET-A Datasheet - Page 541

• Manufacturer Part Number: UPD78F0138HGK-9ET-A
• Description: MCU 8BIT 60K FLASH 64TQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0/Kx1+r

Specifications of UPD78F0138HGK-9ET-A

• Core Processor: 78K/0
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: 3-Wire SIO, LIN, UART/USART
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 42
• Program Memory Size: 60KB (60K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Internal
oscillation
Main clock
Subsystem
clock
Main clock
Subsystem
clock
Main clock OSTC:
Function
PCC:
Processor clock
control register
RCM: Internal
oscillation
mode register
MCM: Main
clock mode
register
MOC: Main
OSC control
register
Oscillation
stabilization
time counter
status register
Details of
Function
Be sure to clear bit 3 to 0.
Make sure that bit 1 (MCS) of the main clock mode register (MCM) is 1 before
setting RSTOP.
When internal oscillation clock is selected as the clock to be supplied to the CPU,
the divided clock of the internal oscillator output (f
hardware (f
Operation of the peripheral hardware with internal oscillation clock cannot be
guaranteed. Therefore, when internal oscillation clock is selected as the clock
supplied to the CPU, do not use peripheral hardware. In addition, stop the
peripheral hardware before switching the clock supplied to the CPU from the high-
speed system clock to the internal oscillation clock. Note, however, that the
following peripheral hardware can be used when the CPU operates on the internal
oscillation clock.
(Except when external count clock of TM0n (n = 0, 1) is selected (TI00n valid
edge))
Set MCS = 1 and MCM0 = 1 before switching subsystem clock operation to high-
speed system clock operation (bit 4 (CSS) of the processor clock control register
(PCC) is changed from 1 to 0).
Make sure that bit 1 (MCS) of the main clock mode register (MCM) is 0 before
setting MSTOP.
To stop high-speed system clock oscillation when the CPU is operating on the
subsystem clock, set bit 7 (MCC) of the processor clock control register (PCC) to
1 (setting by MSTOP is not possible).
After the above time has elapsed, the bits are set to 1 in order from MOST11 and
remain 1.
If the STOP mode is entered and then released while the internal oscillation is
being used as the CPU clock, set the oscillation stabilization time as follows.
The oscillation stabilization time counter counts up to the oscillation stabilization
time set by OSTS. Note, therefore, that only the status up to the oscillation
stabilization time set by OSTS is set to OSTC after STOP mode is released.
The wait time when STOP mode is released does not include the time after STOP
mode release until clock oscillation starts (“a” below) regardless of whether STOP
mode is released by RESET input or interrupt generation.
Desired OSTC oscillation stabilization time
OSTS
Watchdog timer
Clock monitor
8-bit timer H1 when f
Peripheral hardware selecting external clock as the clock source
APPENDIX D LIST OF CAUTIONS
X
= 240 kHz (TYP.)).
User’s Manual U16899EJ3V0UD
R
/2
7
is selected as count clock
Cautions
Oscillation stabilization time set by
X
) is supplied to the peripheral
p. 113
p. 114
p. 115
p. 115
p. 116
p. 116
p. 117
p. 117
p. 117
Page
(2/25)
539