IP-10GETHERNET Altera, IP-10GETHERNET Datasheet - Page 54
IP-10GETHERNET
Manufacturer Part Number
IP-10GETHERNET
Description
IP CORE - 10 Gbps Ethernet MAC PCS PMA Reference Design
Manufacturer
Altera
Datasheet
1.IP-10GETHERNET.pdf
(86 pages)
Specifications of IP-10GETHERNET
Software Application
IP CORE, Interface And Protocols, ETHERNET
Supported Families
Quartus II
Core Architecture
FPGA
Core Sub-architecture
Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 54 of 86
- Download datasheet (3Mb)
3–28
Table 3–14. Promiscuous Mode Settings (Part 1 of 2)
10-Gbps Ethernet IP Functional Description
promis_en
pad_en
crc_fwd
pause_fwd
pause_ignore
tx_addr_ins
ctrl_frm_ena
Configuration Bit
■
■
3.4.4.2. Promiscuous Mode
In promiscuous mode, most of the MAC functions, especially on the Rx datapath are
ignored; the data is passed on to the client after stripping the preamble and SFD. The
following functions are available in promiscuous mode:
■
■
Table 3–14
Tx Operations
■
■
■
■
Rx Operations
■
■
■
■
■
Tx Operations
■
■
■
Rx Operations
■
■
■
Value
1
0
1
1
0
0
1
Start, preamble, and SFD insertion
Payload padding
Source address overwrite by MAC (optional)
CRC insertion
Start, preamble, and SFD striping
Payload padding removal
CRC checking
CRC stripping
Address checking
Add preamble and SFD
Payload padding
CRC insertion
Preamble, SFD, and IPG stripping
CRC check plus forwarding to the client.
No Payload padding removal
lists the settings required to run in promiscuous mode.
Enables promiscuous operation in the receiver. Destination MAC address is not
filtered.
Disables pad removal from Rx frame.
Receiver forwards the CRC field as received from the network to the client or user
application. Receiver always checks the CRC field and increments the respective
statistics counter and sets the receive frame error bit.
Receiver forwards the pause frames to the client or user application.
Receiver ignores received pause frames.
Transmitter does not modify and does not insert the source MAC address into the
transmit frame from user application.
Receiver accepts and forwards to client all control frames except those for flow
control.
Description
Congestion and Flow Control Using Pause Frames
© July 2010 Altera Corporation
Related parts for IP-10GETHERNET
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: