IP-10GETHERNET Altera, IP-10GETHERNET Datasheet - Page 75

• Manufacturer Part Number: IP-10GETHERNET
• Description: IP CORE - 10 Gbps Ethernet MAC PCS PMA Reference Design
• Manufacturer: Altera

Specifications of IP-10GETHERNET

• Software Application: IP CORE, Interface And Protocols, ETHERNET
• Supported Families: Quartus II
• Core Architecture: FPGA
• Core Sub-architecture: Stratix
• Rohs Compliant: NA
• Lead Free Status / RoHS Status: na

Register Descriptions
Table 3–44. ECC_COUNT_FIFO_RX_SBE—Recovered Rx FIFO ECC Errors—Offset: 0x408
Table 3–45. ECC_COUNT_FIFO_RX_MBE—Fatal Rx FIFO ECC Errors—Offset: 0x40C
Table 3–46. ECC_COUNT_XAUI_SBE—Recovered XAUI ECC Errors—Offset: 0x410
Table 3–47. ECC_COUNT_XAUI_MBE—Fatal XAUI ECC Errors—Offset: 0x414
Table 3–48. ECC_COUNT_TOTAL_SBE—Total Recovered ECC Errors—Offset: 0x418
Table 3–49. ECC_COUNT_TOTAL_MBE—Total Fatal ECC Errors—Offset: 0x41C
© July 2010 Altera Corporation
[31:8]
[7:0]
[31:8]
[7:0]
[31:8]
[7:0]
[31:8]
[7:0]
[31:8]
[7:0]
[31:8]
[7:0]
Bits
Bits
Bits
Bits
Bits
Bits
Access
RC
Access
RC
Access
RC
Access
RC
Access
RC
Access
RC
Reserved
Number of single-bit errors detected and corrected in Rx FIFO. This register
saturates at the value 255; after it reaches 255, it maintains this value until read.
Reading this register resets it automatically.
Reserved
Number of multiple-bit errors detected in Rx FIFO. These errors are not corrected.
This register saturates at the value 255; after it reaches 255, it maintains this value
until read. Reading this register resets it automatically.
Reserved
Number of single-bit errors detected and corrected in Soft XAUI PCS. This register
saturates at the value 255; after it reaches 255, it maintains this value until read.
Reading this register resets it automatically.
Reserved
Number of multiple-bit errors detected in Soft XAUI PCS. These errors are not
corrected. This register saturates at the value 255; after it reaches 255, it maintains
this value until read. Reading this register resets it automatically.
Reserved
Total number of single-bit errors detected and corrected. This register saturates at
the value 255; after it reaches 255, it maintains this value until read. Reading this
register resets it automatically.
Reserved
Total number of multiple-bit errors detected. These errors are not corrected. This
register saturates at the value 255; after it reaches 255, it maintains this value until
read. Reading this register resets it automatically.
Function
Function
Function
Function
Function
Function
10-Gbps Ethernet IP Functional Description
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
HW Reset Value
HW Reset Value
HW Reset Value
HW Reset Value
HW Reset Value
HW Reset Value
3–49