ADUC7034BCPZ-RL Analog Devices Inc, ADUC7034BCPZ-RL Datasheet - Page 69

• Manufacturer Part Number: ADUC7034BCPZ-RL
• Description: IC,Battery Management,LLCC,48PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7034BCPZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 48-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Normal Interrupt (IRQ) Request
The IRQ request is the exception signal allowed to enter the
processor in IRQ mode. It is used to service general-purpose
interrupt handling of internal and external events.
All 32 bits of the IRQSTA MMR are OR’ e d to create a single
IRQ signal to the ARM7TDMI core. The four 32-bit registers
dedicated to IRQ are described in the IRQSIG to IRQSTA
sections.
IRQSIG Register
Name:
Address:
Default Value:
Access:
Function:
IRQSTA Register
Name:
Address:
Default Value:
Access:
Function:
IRQSIG
0xFFFF0004
0x00000000
Read access only
This 32-bit register reflects the current state
of all IRQ sources. If a peripheral generates
an IRQ signal, the corresponding bit in the
IRQSIG is set; otherwise, the corresponding
bit is cleared. The IRQSIG bits are cleared
when the interrupt in the peripheral is cleared.
All IRQ sources can be masked in the IRQEN
MMR.
IRQSTA
0xFFFF0000
0x00000000
Read only
IRQSTA provides the status of the IRQ source
that is currently enabled (that is, a logic AND
of the IRQSIG and IRQEN bits). When a bit
in this register is set to 1, the corresponding
source generates an active IRQ request to the
ARM7TDMI core. There is no priority encoder
or interrupt vector generation. This function
is implemented in software in a common
interrupt handler routine.
Rev. B | Page 69 of 136
IRQEN Register
Name:
Address:
Default Value:
Access:
Function:
IRQCLR Register
Name:
Address:
Access:
Function:
Fast Interrupt (FIQ) Request
The FIQ request is the exception signal allowed to enter the
processor in FIQ mode. It is provided to service data transfer or
communication channel tasks with low latency. The FIQ
interface is identical to the IRQ interface and provides the
second-level interrupt (highest priority). Four 32-bit registers
are dedicated to FIQ: FIQSIG, FIQEN, FIQCLR, and FIQSTA.
All 32 bits of the FIQSTA MMR are OR’ e d to create the FIQ
signal to the core and to Bit 0 of both the FIQ and IRQ registers
(FIQ source).
The logic for FIQEN and FIQCLR does not allow an interrupt
source to be enabled in both IRQ and FIQ masks. As a side effect, a
bit set to 1 in FIQEN clears the same bit in IRQEN. Likewise, a
bit set to 1 in IRQEN clears the same bit in FIQEN. An interrupt
source can be disabled in both IRQEN and FIQEN masks.
IRQCLR
0xFFFF000C
Write only
IRQCLR allows the IRQEN register to clear in
order to mask an interrupt source. Each bit set to 1
clears the corresponding bit in the IRQEN register
without affecting the remaining bits. When used as
a pair of registers, IRQEN and IRQCLR allow
independent manipulation of the enable mask
without requiring an atomic read-modify-write
instruction.
IRQEN
0x00000000
Read/write
IRQEN provides the value of the current enable
mask. When a bit is set to 1, the corresponding
source request is enabled to create an IRQ
exception signal. When a bit is set to 0, the
corresponding source request is disabled or
masked and does not create an IRQ exception
signal. The IRQEN register cannot be used to
disable an interrupt.
0xFFFF0008
ADuC7034