ALXD800EEXJCVD C3 AMD (ADVANCED MICRO DEVICES), ALXD800EEXJCVD C3 Datasheet - Page 188

no-image

ALXD800EEXJCVD C3

Manufacturer Part Number
ALXD800EEXJCVD C3
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ALXD800EEXJCVD C3

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
5.5.2.96 L2 Cache Status MSR (L2_STATUS_MSR)
MSR Address
Type
Reset Value
L2_STATUS_MSR returns the status of the L2 cache controller.
5.5.2.97 L2 Cache Index MSR (L2_INDEX_MSR)
MSR Address
Type
Reset Value
L2_INDEX_MSR has the L2 cache index, the way and the data QWORD select for diagnostic accesses.
188
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
63:18
17:16
63:1
14:5
Bit
Bit
4:2
1:0
15
0
Name
RSVD
L2_IDLE
Name
RSVD
L2_DSEL
RSVD
L2_INDEX
RSVD
L2_WAY
00001921h
RO
00000000_00000001h
00001922h
R/W
00000000_00000000h
33234H
RSVD
Description
Reserved.
L2 Cache Idle. Returns 1 if the L2 cache controller is idle. (Default = 1)
Description
Reserved. (Default = 0)
L2 Cache Data QWORD Select. (Default = 0)
Reserved. (Default = 0)
L2 Cache Index for Diagnostics Accesses. (Default = 0)
Reserved. (Default = 0)
L2 Cache Way Selected for Diagnostics Accesses. (Default = 0)
L2_STATUS_MSR Bit Descriptions
L2_INDEX_MSR Bit Descriptions
L2_STATUS_MSR Register Map
L2_INDEX_MSR Register Map
RSVD
RSVD
RSVD
L2_INDEX
AMD Geode™ LX Processors Data Book
9
9
8
8
CPU Core Register Descriptions
7
7
6
6
5
5
4
4
RSVD
3
3
2
2
1
1
0
0

Related parts for ALXD800EEXJCVD C3