EP4SGX290KF40C3N Altera, EP4SGX290KF40C3N Datasheet - Page 58
EP4SGX290KF40C3N
Manufacturer Part Number
EP4SGX290KF40C3N
Description
IC STRATIX IV GX 290K 1517FBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
Specifications of EP4SGX290KF40C3N
Number Of Logic Elements/cells
291200
Number Of Labs/clbs
11648
Total Ram Bits
17248
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2624
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- Current page: 58 of 1154
- Download datasheet (32Mb)
3–2
Table 3–1. Summary of TriMatrix Memory Features (Part 2 of 2)
Table 3–2. TriMatrix Memory Capacity and Distribution in Stratix IV Devices (Part 1 of 2)
Stratix IV Device Handbook Volume 1
Byte enable
Packed mode
Address clock enable
Single-port memory
Simple dual-port memory
True dual-port memory
Embedded shift register
ROM
FIFO buffer
Simple dual-port mixed
width support
True dual-port mixed width
support
Memory Initialization File
(.mif)
Mixed clock mode
Power-up condition
Register clears
Write/Read operation
triggering
Same-port read-during-write Outputs set to don’t care
Mixed-port read-during-write
ECC Support
EP4SE230
EP4SE360
EP4SE530
EP4SE820
EP4SGX70
EP4SGX110
Device
Feature
Table 3–2
Stratix IV family member.
MLABs
10,624
16,261
4,560
7,072
1,452
2,112
Outputs cleared if
registered, otherwise reads
memory contents
Output registers
Write: Falling clock edges
Read: Rising clock edges
Outputs set to old data or
don’t care
Soft IP support using the
Quartus II software
lists the capacity and distribution of the TriMatrix memory blocks in each
M9K Blocks
1,235
1,248
1,280
1,610
462
660
MLABs
v
—
v
v
v
—
v
v
v
—
—
v
v
M144K
Blocks
22
48
64
60
16
16
Outputs cleared
Output registers
Write and Read: Rising clock
edges
Outputs set to old data or
new data
Outputs set to old data or
don’t care
Soft IP support using the
Quartus II software
Chapter 3: TriMatrix Embedded Memory Blocks in Stratix IV Devices
(Dedicated Memory Blocks Only)
Total Dedicated RAM Bits
M9K Blocks
v
v
v
v
v
v
v
v
v
v
v
v
v
14,283
18,144
20,736
23,130
6,462
8,244
(Kb)
Outputs cleared
Output registers
Write and Read: Rising clock
edges
Outputs set to old data or
new data
Outputs set to old data or
don’t care
Built-in support in ×64-wide
SDP mode or soft IP support
using the Quartus II software
February 2011 Altera Corporation
M144K Blocks
(Including MLABs)
Total RAM Bits
v
v
v
v
v
v
v
v
v
v
v
v
v
17,133
22,564
27,376
33,294
7,370
9,564
(Kb)
Overview
Related parts for EP4SGX290KF40C3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: