EP4SGX290KF40C3N Altera, EP4SGX290KF40C3N Datasheet - Page 859
EP4SGX290KF40C3N
Manufacturer Part Number
EP4SGX290KF40C3N
Description
IC STRATIX IV GX 290K 1517FBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
Specifications of EP4SGX290KF40C3N
Number Of Logic Elements/cells
291200
Number Of Labs/clbs
11648
Total Ram Bits
17248
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2624
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- Current page: 859 of 1154
- Download datasheet (32Mb)
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Modes Implementation
February 2011 Altera Corporation
1
1
The PMA control ports for the ALTGX_RECONFIG MegaWizard Plug-In Manager are
available in the Analog controls screen. You can select the PMA control ports you
want to reconfigure. For example, to use tx_vodctrl to write new V
use tx_vodctrl_out to read the existing V
Dynamically Reconfiguring PMA Controls
You can dynamically reconfigure the PMA controls of a transceiver channel using
three methods:
■
■
■
For the above three methods, you can additionally use the rx_tx_duplex_sel[1:0]
port transmitter and receiver parameters. For more information, refer to
Reconfiguration Controller Port List” on page
Method 1—Using the logical_channel_address Port
Using Method 1, you can dynamically reconfigure the PMA controls of a transceiver
channel by using the logical_channel_address port without affecting the remaining
active channels. Enable the logical_channel_address port by selecting the Use
'logical_channel_address' port for Analog controls reconfiguration option in the
Analog controls screen of the ALTGX_RECONFIG MegaWizard Plug-In Manager.
This method is applicable only for a design where the dynamic reconfiguration
controller controls more than one channel.
When using Method 1, the selected PMA control write and read ports remain fixed in
width, regardless of the number of channels controlled by the ALTGX_RECONFIG
instance.
To observe the width of the PMA control ports, refer to the ALTGX_RECONFIG
MegaWizard Plug-In Manager.
The value you set at the PMA control ports is only written into the specified
transceiver channel.
Ensure that the busy signal is low before you start a write or read transaction. The
busy output status signal is asserted high when the dynamic reconfiguration
controller is occupied writing or reading the PMA control values. When the write or
read transaction has completed, the busy signal goes low.
Reconfiguring the PMA controls of a specific transceiver channel. For more
information, refer to
Dynamically reconfiguring the PMA controls of the transceiver channels without
using the logical_channel_address port (where all transceiver channels are
reconfigured). If you use this method, the PMA controls of all the transceiver
channels connected to the dynamic reconfiguration controller are reconfigured.
For more information, refer to
Channels” on page
Dynamically reconfiguring the PMA controls of the transceiver channels without
using the logical_channel_address port (where only the PMA controls of the
transceiver channels are reconfigured). If you use this method, each channel has its
own PMA control port. Based on the value set at the ports, the PMA controls of the
corresponding transceiver channels are reconfigured. For more information, refer
to
“Method 3—Using Individual Control Signals for Each Channel” on page
5–15.
“Method 1—Using the logical_channel_address
“Method 2—Using the Same Control Signals for All
OD
settings.
5–76.
Stratix IV Device Handbook Volume 2: Transceivers
OD
settings or to
“Dynamic
Port”.
5–17.
5–13
Related parts for EP4SGX290KF40C3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: