MC68EC000EI8 Freescale Semiconductor, MC68EC000EI8 Datasheet - Page 239

IC MPU 32BIT 85MHZ 68-PLCC

MC68EC000EI8

Manufacturer Part Number
MC68EC000EI8
Description
IC MPU 32BIT 85MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Series
M68000r
Datasheets

Specifications of MC68EC000EI8

Processor Type
M680x0 32-Bit
Speed
8MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Core Size
32 Bit
Cpu Speed
8MHz
Digital Ic Case Style
PLCC
No. Of Pins
68
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
0°C To +70°C
Filter Terminals
SMD
Rohs Compliant
Yes
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC000EI8
Manufacturer:
XILINX
Quantity:
661
Part Number:
MC68EC000EI8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000EI8R2
Quantity:
12 123
Part Number:
MC68EC000EI8R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000EI8R2
Quantity:
63
Company:
Part Number:
MC68EC000EI8R2
Quantity:
63
MULS
Operation:
Assembler
Syntax:
Attributes:
Description: Multiplies two signed operands yielding a signed result. This instruction has a
Condition Codes:
MOTOROLA
word operand form and a long operand form.
In the word form, the multiplier and multiplicand are both word operands, and the result
is a long-word operand. A register operand is the low-order word; the upper word of the
register is ignored. All 32 bits of the product are saved in the destination data register.
In the long form, the multiplier and multiplicand are both long- word operands, and the
result is either a long word or a quad word. The long-word result is the low-order 32 bits
of the quad- word result; the high-order 32 bits of the product are discarded.
X — Not affected.
N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Set if overflow; cleared otherwise.
C — Always cleared.
X
Overflow (V = 1) can occur only when multiplying 32-bit
operands to yield a 32-bit result. Overflow occurs if the high-
order 32 bits of the quad-word product are not the sign extension
of the low- order 32 bits.
N
M68000 FAMILY PROGRAMMER’S REFERENCE MANUAL
Source x Destination
MULS.W < ea > ,Dn16 x 16
*MULS.L < ea > ,Dl
*MULS.L < ea > ,Dh – Dl 32 x 32
Size = (Word, Long)
*Applies to MC68020, MC68030, MC68040, CPU32
Z
V
C
0
Signed Multiply
(M68000 Family)
NOTE
Destination
32 x 32
32
32
64
Integer Instructions
MULS
4-135

Related parts for MC68EC000EI8