MC68EC000EI8 Freescale Semiconductor, MC68EC000EI8 Datasheet - Page 480

IC MPU 32BIT 85MHZ 68-PLCC

MC68EC000EI8

Manufacturer Part Number
MC68EC000EI8
Description
IC MPU 32BIT 85MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Series
M68000r
Datasheets

Specifications of MC68EC000EI8

Processor Type
M680x0 32-Bit
Speed
8MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Core Size
32 Bit
Cpu Speed
8MHz
Digital Ic Case Style
PLCC
No. Of Pins
68
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
0°C To +70°C
Filter Terminals
SMD
Rohs Compliant
Yes
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC000EI8
Manufacturer:
XILINX
Quantity:
661
Part Number:
MC68EC000EI8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000EI8R2
Quantity:
12 123
Part Number:
MC68EC000EI8R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000EI8R2
Quantity:
63
Company:
Part Number:
MC68EC000EI8R2
Quantity:
63
Supervisor (Privileged) Instructions
MOVES
6-26
The value stored is undefined for either of the two following
examples with the same address register as both source and
destination.
The current implementations of the MC68010, MC68020,
MC68030, and MC68040 store the incremented or decremented
value of An. Check the following code sequence to determine
what value is stored for each case.
Because the MC68040 implements a merged instruction and
data space, the MC68040’s integer unit into data references
(SFC/DFC = 5 or 1) translates MOVES accesses to the
OinstructionO address spaces (SFC/DFC = 6 or 2). The data
memory unit handles these translated accesses as normal data
accesses. If the access fails due to an ATC fault or a physical
bus error, the resulting access error stack frame contains the
converted function code in the TM field for the faulted access. To
maintain cache coherency, MOVES accesses to write the
OinstructionO address space must be preceded by invalidation
of the instruction cache line containing the referenced location.
MOVES.x An,(An) +
MOVES.x An,D(An)
MOVEA.L #$1000,A0
MOVES.L A0,(A0) +
MOVES.L A0,D(A0)
(MC68010, MC68020, MC68030, MC68040, CPU32)
M68000 FAMILY PROGRAMMER’S REFERENCE MANUAL
Move Address Space
NOTE
MOVES
MOTOROLA

Related parts for MC68EC000EI8