MC68EC000EI8 Freescale Semiconductor, MC68EC000EI8 Datasheet - Page 489

IC MPU 32BIT 85MHZ 68-PLCC

MC68EC000EI8

Manufacturer Part Number
MC68EC000EI8
Description
IC MPU 32BIT 85MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Series
M68000r
Datasheets

Specifications of MC68EC000EI8

Processor Type
M680x0 32-Bit
Speed
8MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Core Size
32 Bit
Cpu Speed
8MHz
Digital Ic Case Style
PLCC
No. Of Pins
68
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
0°C To +70°C
Filter Terminals
SMD
Rohs Compliant
Yes
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC000EI8
Manufacturer:
XILINX
Quantity:
661
Part Number:
MC68EC000EI8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000EI8R2
Quantity:
12 123
Part Number:
MC68EC000EI8R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000EI8R2
Quantity:
63
Company:
Part Number:
MC68EC000EI8R2
Quantity:
63
PFLUSH
Operation:
Assembler
Syntax:
Syntax:
Syntax:
Attributes:
Description: Invalidates address translation cache entries in both the instruction and data
Condition Codes:
MOTOROLA
Not affected.
address translation caches. The instruction has two forms. The PFLUSHA instruction
invalidates all entries. The PFLUSH (An) instruction invalidates the entry in each
address translation cache which matches the logical address in An and the specified
function code.
The function code for PFLUSH is specified in the destination function code register.
Destination function code values of 1 or 2 will result in flushing of user address trans-
lation cache entries in both address translation caches; whereas, values of 5 or 6 will
result in flushing of supervisor address translation cache entries. PFLUSH is undefined
for destination function code values of 0, 3, 4, and 7 and may cause flushing of an
unexpected entry.
The PFLUSHN and PFLUSHAN instructions have a global option specified and invali-
date only nonglobal entries. For example, if only page descriptors for operating system
code have the global bit set, these two PFLUSH variants can be used to flush only user
address translation cache entries during task swaps.
M68000 FAMILY PROGRAMMER’S REFERENCE MANUAL
If Supervisor State
Else TRAP
PFLUSH (An)
PFLUSHN (An)
PFLUSHA
PFLUSHAN
Unsized
Then Invalidate Instruction and Data ATC Entries for Destination
Address
(MC68040, MC68LC040)
Flush ATC Entries
Supervisor (Privileged) Instructions
PFLUSH
6-35

Related parts for MC68EC000EI8