PIC18F24J11 MICROCHIP [Microchip Technology], PIC18F24J11 Datasheet - Page 219

• Manufacturer Part Number: PIC18F24J11
• Description: 28/44-Pin, Low-Power, High-Performance USB Microcontrollers with nanoWatt XLP Technology
• Manufacturer: MICROCHIP [Microchip Technology]

15.3
Timer3 can be configured for 16-bit reads and writes
(see
Mode”). When the RD16 control bit (T3CON<1>) is
set, the address for TMR3H is mapped to a buffer reg-
ister for the high byte of Timer3. A read from TMR3L
will load the contents of the high byte of Timer3 into the
Timer3 High Byte Buffer register. This provides the user
with the ability to accurately read all 16 bits of Timer3
without having to determine whether a read of the high
byte, followed by a read of the low byte, has become
invalid due to a rollover between reads.
A write to the high byte of Timer3 must also take place
through the TMR3H Buffer register. The Timer3 high
byte is updated with the contents of TMR3H when a
write occurs to TMR3L. This allows a user to write all
16 bits to both the high and low bytes of Timer3 at once.
The high byte of Timer3 is not directly readable or
writable in this mode. All reads and writes must take
place through the Timer3 High Byte Buffer register.
Writes to TMR3H do not clear the Timer3 prescaler.
The prescaler is only cleared on writes to TMR3L.
15.4
The Timer1 internal oscillator may be used as the clock
source for Timer3. The Timer1 oscillator is enabled by
setting the T1OSCEN (T1CON<3>) bit. To use it as the
Timer3 clock source, the TMR3CS bit must also be set.
As previously noted, this also configures Timer3 to
increment on every rising edge of the oscillator source.
FIGURE 15-2:
 2011 Microchip Technology Inc.
Section 15.3
TMR3GE
T3GPOL
Timer3 16-Bit Read/Write Mode
Using the Timer1 Oscillator as the
Timer3 Clock Source
T3GVAL
T3G_IN
Timer3
T1CKI
“Timer3
TIMER3 GATE COUNT ENABLE MODE
N
16-Bit
Read/Write
N + 1
PIC18F46J11 FAMILY
The Timer1 oscillator is described in
“Timer1
15.5
Timer3 can be configured to count freely, or the count
can be enabled and disabled using Timer3 gate
circuitry. This is also referred to as Timer3 gate count
enable.
Timer3 gate can also be driven by multiple selectable
sources.
15.5.1
The Timer3 Gate Enable mode is enabled by setting
the TMR3GE bit of the T3GCON register. The polarity
of the Timer3 Gate Enable mode is configured using
the T3GPOL bit of the T3GCON register.
When Timer3 Gate Enable mode is enabled, Timer3
will increment on the rising edge of the Timer3 clock
source. When Timer3 Gate Enable mode is disabled,
no incrementing will occur and Timer3 will hold the
current count. See
TABLE 15-1:
T3CLK




Module”.
Timer3 Gate
N + 2
T3GPOL
TIMER3 GATE COUNT ENABLE
0
0
1
1
TIMER3 GATE ENABLE
SELECTIONS
Figure 15-2
T3G
0
1
0
1
N + 3
for timing details.
Counts
Holds Count
Holds Count
Counts
Timer3 Operation
DS39932D-page 219
N + 4
Section 13.0