PIC18F24J11 MICROCHIP [Microchip Technology], PIC18F24J11 Datasheet - Page 91

• Manufacturer Part Number: PIC18F24J11
• Description: 28/44-Pin, Low-Power, High-Performance USB Microcontrollers with nanoWatt XLP Technology
• Manufacturer: MICROCHIP [Microchip Technology]

TABLE 6-4:
 2011 Microchip Technology Inc.
STATUS
TMR0H
TMR0L
T0CON
OSCCON
CM1CON
CM2CON
RCON
TMR1H
TMR1L
T1CON
TMR2
PR2
T2CON
SSP1BUF
SSP1ADD
SSP1MSK
SSP1STAT
SSP1CON1
SSP1CON2
ADRESH
ADRESL
ADCON0
ADCON1
WDTCON
PSTR1CON
ECCP1AS
ECCP1DEL
CCPR1H
CCPR1L
CCP1CON
PSTR2CON
ECCP2AS
ECCP2DEL
CCPR2H
CCPR2L
CCP2CON
CTMUCONH
CTMUCONL
CTMUICON
SPBRG1
Legend:
Note
File Name
1:
2:
3:
4:
5:
6:
(4)
x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.
Bit 21 of the PC is only available in Serial Programming (SP) modes.
Reset value is ‘0’ when Two-Speed Start-up is enabled and ‘1’ if disabled.
The SSPxMSK registers are only accessible when SSPxCON2<3:0> = 1001.
Alternate names and definitions for these bits when the MSSP module is operating in I
Masking Modes”
These bits and/or registers are only available in 44-pin devices; otherwise, they are unimplemented and read as ‘0’. Reset values are shown for
44-pin devices.
The PMADDRH/PMDOUT1H and PMADDRL/PMDOUT1L register pairs share the same physical registers and addresses, but have different
functions determined by the module’s operating mode. See Section 11.1.2 “Data Registers” for more information.
Timer0 Register High Byte
Timer0 Register Low Byte
Timer1 Register High Byte
Timer1 Register Low Byte
Timer2 Register
Timer2 Period Register
MSSP1 Receive Buffer/Transmit Register
MSSP1 Address Register (I
A/D Result Register High Byte
A/D Result Register Low Byte
ECCP1ASE ECCP1AS2 ECCP1AS1 ECCP1AS0
Capture/Compare/PWM Register 1 HIgh Byte
Capture/Compare/PWM Register 1 Low Byte
ECCP2ASE ECCP2AS2 ECCP2AS1 ECCP2AS0
Capture/Compare/PWM Register 2 High Byte
Capture/Compare/PWM Register 2 Low Byte
EUSART1 Baud Rate Generator Register Low Byte
TMR1CS1
EDG2POL
TMR0ON
CTMUEN
REGSLP
P1RSEN
P2RSEN
VCFG1
CMPL1
CMPL1
ITRIM5
IDLEN
WCOL
GCEN
GCEN
MSK7
ADFM
P1M1
P2M1
CON
CON
IPEN
Bit 7
SMP
—
—
REGISTER FILE SUMMARY (PIC18F46J11 FAMILY)
T2OUTPS3
EDG2SEL1
TMR1CS0
ACKSTAT
ACKSTAT
LVDSTAT
for details.
SSPOV
T08BIT
VCFG0
ADCAL
CMPL0
CMPL0
ITRIM4
P1DC6
P2DC6
IRCF2
MSK6
P1M0
P2M0
Bit 6
COE
COE
CKE
—
—
—
2
T2OUTPS2 T2OUTPS1
C™ Slave mode), MSSP1 Baud Rate Reload Register (I
ADMSK5
CTMUSIDL
EDG2SEL0
T1CKPS1
ULPLVL
SSPEN
ACKDT
ACQT2
P1DC5
DC1B1
P2DC5
DC2B1
ITRIM3
IRCF1
CPOL
CPOL
MSK5
CHS3
T0CS
Bit 5
CM
D/A
—
—
—
(4)
ADMSK4
STRSYNC
STRSYNC
EDG1POL
T1CKPS0
EVPOL1
EVPOL1
ACKEN
ACQT1
P1DC4
DC1B0
P2DC4
DC2B0
ITRIM2
IRCF0
MSK4
CHS2
TGEN
T0SE
Bit 4
CKP
RI
—
N
P
(4)
T2OUTPS0
EDG1SEL1
ADMSK3
T1OSCEN
PSS1AC1
PSS2AC1
CCP1M3
CCP2M3
EVPOL0
EVPOL0
OSTS
EDGEN
SSPM3
ACQT0
P1DC3
P2DC3
ITRIM1
MSK3
RCEN
STRD
STRD
CHS1
Bit 3
PSA
OV
TO
DS
PIC18F46J11 FAMILY
S
(2)
(4)
EDGSEQEN
ADMSK2
EDG1SEL0
PSS1AC0
PSS2AC0
TMR2ON
CCP1M2
CCP2M2
T1SYNC
SSPM2
ADCS2
ULPEN
P1DC2
P2DC2
ITRIM0
T0PS2
CREF
CREF
MSK2
CHS0
STRC
STRC
Bit 2
R/W
PEN
PD
—
Z
(4)
2
C™ Slave mode. See
2
C Master mode)
ADMSK1
EDG2STAT
GO/DONE
T2CKPS1
PSS1BD1
PSS2BD1
ULPSINK
CCP1M1
CCP2M1
IDISSEN
SSPM1
ADCS1
P1DC1
P2DC1
T0PS1
IRNG1
CCH1
CCH1
MSK1
RSEN
STRB
STRB
SCS1
RD16
Bit 1
POR
DC
UA
(4)
EDG1STAT
PSS1BD0
PSS2BD0
T2CKPS0
SWDTEN
TMR1ON
CCP1M0
CCP2M0
SSPM0
ADCS0
P1DC0
P2DC0
T0PS0
IRNG0
ADON
SCS0
CCH0
CCH0
MSK0
STRA
STRA
Bit 0
BOR
SEN
SEN
Section 19.5.3.2 “Address
BF
—
C
DS39932D-page 91
---x xxxx
0000 0000
xxxx xxxx
1111 1111
0110 q-00
0001 1111
0001 1111
0-11 1100
xxxx xxxx
xxxx xxxx
0000 0000
0000 0000
1111 1111
-000 0000
xxxx xxxx
0000 0000
1111 1111
0000 0000
0000 0000
0000 0000
xxxx xxxx
xxxx xxxx
0000 0000
0000 0000
00-0 0001
0000 0000
0000 0000
xxxx xxxx
xxxx xxxx
0000 0000
00-0 0001
0000 0000
0000 0000
xxxx xxxx
xxxx xxxx
0000 0000
0-00 000-
0000 00xx
0000 0000
0000 0000
POR, BOR
1qq- q00
Value on
Details
70, 197
70, 362
70, 362
70, 129
70, 201
70, 213
70, 351
70, 352
70, 406
70, 267
71, 267
70, 295
70, 292
70, 293
70, 294
70, 96
70, 44
Page:
on
70
70
70
70
70
70
70
70
70
70
70
71
71
71
71
71
71
71
71
71
71
71
71
71