S912XEG128J2MAL Freescale Semiconductor, S912XEG128J2MAL Datasheet - Page 91

no-image

S912XEG128J2MAL

Manufacturer Part Number
S912XEG128J2MAL
Description
16-bit Microcontrollers - MCU 16BIT 128K FLASH 16K RAM
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S912XEG128J2MAL

Rohs
yes
Core
RISC
Processor Series
HCS12X
Data Bus Width
16 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
128 KB
Data Ram Size
12 KB
On-chip Adc
Yes
Operating Supply Voltage
5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-112
Mounting Style
SMD/SMT
A/d Bit Size
12 bit
A/d Channels Available
8
Data Rom Size
4 KB
Interface Type
CAN, I2C, SCI, SPI
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
On-chip Dac
Yes
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S912XEG128J2MAL
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Table 2-2
to the SOC Guide for the availability of the individual pins in the different package options.
Freescale Semiconductor
Port
A
B
C
D
-
Pin Name
PC[7:0]
PD[7:0]
PB[7:1]
PA[7:0]
BKGD
PB[0]
shows all the pins and their functions that are controlled by the Port Integration Module. Refer
If there is more than one function associated with a pin, the priority is
indicated by the position in the table from top (highest priority) to bottom
(lowest priority).
Pin Function
IVD[15:8]
& Priority
ADDR[15:8]
DATA[15:8]
ADDR[7:1]
MODC
IVD[7:1]
DATA[7:0]
ADDR[0]
BKGD
IVD0
GPIO
GPIO
GPIO
GPIO
GPIO
UDS
mux
mux
mux
3
(2)
3
(1)
(3)
MC9S12XE-Family Reference Manual Rev. 1.25
Table 2-2. Pin Functions and Priorities
I/O
I/O S12X_BDM communication pin
I/O General-purpose I/O
I/O General-purpose I/O
I/O General-purpose I/O
I/O High-order bidirectional data input/output
I/O General-purpose I/O
I/O Low-order bidirectional data input/output
I/O General-purpose I/O
O High-order external bus address output
O Low-order external bus address output
O Low-order external bus address output
O Upper data strobe
I
MODC input during RESET
(multiplexed with IVIS data)
(multiplexed with IVIS data)
(multiplexed with IVIS data)
Configurable for reduced input threshold
Configurable for reduced input threshold
NOTE
Description
Chapter 2 Port Integration Module (S12XEPIMV1)
Pin Function
dependent
dependent
dependent
dependent
after Reset
BKGD
Mode
Mode
Mode
Mode
(4)
4
4
4
91

Related parts for S912XEG128J2MAL